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The application of associative memories to the data processing problems
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problem areas considered in detail are (1) data acquisition and compression,
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laneous control and memory functions present in multi-processor systems.
An evaluation of the associative memory capabilities required for these 'and'
other applications was performed, and two associative memory organizational
approaches are Identified as being the most useful for space applications. A
device rating system was also devised, and the devices suitable for each of
four associative memory organizational approaches are rated.
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SECTION I
INTRODUCTION
This is the final report of Phase 1 on Contract NAS 38-12. Spaceborne
Memory Organization. This study has been aimed at the application of
associative memories to the computational problems expected to be
encountered on future space exploration missions. Associative mem-
ories with their search and processing capabilities are found to be
applicable in a number of significant problem areas.
This study consisted of five major tasks as shown in Figure 1.
SPACE EXPLORATION
COMPl
SPACE APPLICATIONS
INVESTIGATION OF
SPECIFIC APPLICATIONS
AND NEW ORGANIZATIONAL
APPROACHES
RECOMMENDATIONSSURVEY OF ASSOCIATIVEMEMORY ORGANIZATIONAL
APPROACHES
Figure 1. Study Organization
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The results of Task 1, Task 2, and a portion of Task 3 were previously reported
in an interim report (Ref. 1) dated 15 December 19G5. In Task 1, the definition
of the space exploration computation requirements, a number of specific problem
areas were identified as having characteristics such that associative memories
can be advantageously applied.
Task 2, a survey of associative memory organizational approaches, resulted in
the definition of five basic approaches which cover the range from a minimum
capability memory to a very powerful one. Each of the approaches is described
in Reference 1 in terms of Us searching, processing, reading and wr i t ing cap-
abilities, and in terms of the devices suitable for its mechanization. An organi-
zational approach strong on processing operations was defined as an associative
processor. All the applications investigated make use of one or more of these
five organizational approaches. An extensive device survey was also carried
out as part of Task 2.
In Task 3, a number of the applications identified in Task 1 were investigated
in some detail. These are:
• An associative processor for data acquisition
• Some applications of associative memories in multi-
processor systems
• An associative processor for picture processing
• An associative processor for incremental computation
These applications are described in detail in Section II of this report.
The results of Task 4, the evaluation of associative memories for space applica-
tions, are described in Section III. The applications listed above, plus a number
of others, which were either investigated outside of this study or in much less
detail than those listed above, are summarized. Some general conclusions re-
garding the types of associative memories that will be useful on space vehicles
are given.
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In Task 5, device recommendations were made for each of those organizational
approaches Identified in Task 4. A scheme for computing figures of merit for
^uitable components for each of the selected organizational approaches and a
discussion of specific device recommendations is given in Section IV.
Section V is a summary of the results and recommendations of the entire study.
. SECTION II
APPLICATION INVESTIGATIONS
As a part of Task 1 of the study, a number of computational problems were
identified as potential applications of associative memories. Four of these
selected for detailed investigation are as follows:
• An associative memory to provide an adaptive data
acquisition capability
o Associative memories for control and memory functions
in a multi-processor system
• An associative memory for incremental computations
such as are required in navigation and control functions
o An associative memory for certain picture processing tasks.
The results of these investigations are described in this section.
ASSOCIATIVE PROCESSOR FOR DATA ACQUISITION
This subsection- describes a fundamentally new scheme for a data acquisition
system: the use of an associative processor to simultaneously monitor the
values of many different sensors and to select for permanent retention data
from whatever sensors are currently exhibiting the most "significant"
activity. According to this scheme, the associative computer functions both
as a "data compressor" and as a "multiplexer".
The approach taken to the task of "data compression" is quite unlike that taken
in existing space vehicle data systems, in that the outputs of all sensors are
12017-FR1
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examined jointly to determine which 19 instantaneously the most "significant"
rather than basing a decision regarding the "significance" of each sensor
reading only on the time history of that particular sensor. The "data
compression" procedures which follow from this approach may be quite ,
analogous to those appropriate for use with a single sensor, but any attempt
to analyze or simulate the system mathematically would now entail analyzing
or simulating the operation of the entire system rather than that of just one
sensor, in order that the niodel would realistically portray the behavior of
these procedures in non-trivial cases.
The essential contribution of the associative computer in the system is to
provide a straightforward mechanization of the ability to consider, simul-
taneously, quantities calculated from the data for all sensors in making a
decision as to which sensor or sensors should currently be taken as having
the most significant data. The resulting procedure is similar in some respects
to what has been called "adaptive sampling", but the, latter implies (see Reference
2, pages 2-2 and 2-3) the adaptive alteration of some fixed sequence of sensor
sampling, whereas there just is no fixed sequence in the approach to be described
here.
This work is described primarily in terms of potential applications to tasks
aboard a long-range exploratory aerospace vehicle, because it was directed at
such application in accordance with the contract which supported it. However,
the techniques and type of device described could be of some utility m almost
any type of data acquisition system wherever'the sheer amount'of data to be
handled is large enough to motivate the use.of some editing procedure.
Data Compression Philosophy
The terms "data compression" and "data editing" properly refer to any systematic
technique for extracting, from a large number of sensor readings, the "most
significant" information. The objective is to reduce the total amount of
information which must be retained, or transmitted, to as close as possible
to the minimum which will represent the time history-of the sensor variables
to a desired accuracy. There "are a very large number of these techniques
(see Reference 2,, Part 2). The only ones described here are those which
.involve a relatively"simple adaptive decision-making process, based on the
data themselves" or on simple quantities readily calculated from the data.
Why Data Compression is Becoming Attractive -- The amount of rocket fuel
required to put a satellite or space vehicle outside the earth's gravitational
• field is very great, and its cost is obviously minimized by keeping the weight
of the vehicle as low as possible. In the past.Mhis consideration has led to
aerospace computers being designed as extremely rudimentary devices,
lacking many of the programming conveniences taken for granted even in
low-cost ground-based computers. The advent of integrated circuits, however,
changed the economics of aerospace computer design to a degree where such
an extreme,approach is no longer necessary; the most recently designed
aerospace computers, such as the Alert computer made by Honeywell
Aeronautical Division at St. Petersburg, Florida, now have many of the
worthwhile programming features long familiar to'users of ground-based
scientific and real-time computers. Integrated circuits have a very high
physical packing density, consume very little power, and improve the
reliability picture over what it was with ^discrete, semiconductors. Sub-
stantial, although less spectacular, progress has also been made in the
field of aerospace digital memories. All in, all, it is no longer prohibitively
expensive to put an appreciable amount of computing power aboard an aero-
space vehicle.
At the same time that the economic penalty is decreasing for the inclusion
of very powerful computing devices on board an aerospace vehicle, the penalty
is increasing with respect to the amount of data which can be transmitted from
the vehicle back to ground during a mission. One reason is that the power
required to transmit data from a vehicle back to earth is considerable in terms
of the power (Supplies available. Moreover, as the vehicle ventures further from
12017-FR1 12017-FR1
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the earth, still more power is required to produce a given level of signal-
to-noise ratio at the receiver on earth," and this problem will be vastly
aggravated on interplanetary and interstellar missions. The second major
reason is that the number of sensors included aboard vehicles is subject to
rapid increase as more and more experiments are thought up and more and
more previously ignored factors are taken into consideration. The sheer
amount of data being transmitted is already such as to stagger not only the
transmission capabilities of the satellites (let alone the imagination), but '
also the capabilities of the computation centers on earth (at, for instance,
NASA-Goddard and JPL) to record, "decommutate" , and analyze the data.
NASA-Goddard, for instance, has to analyze about a trillion such pieces of
data per year, or roughly 30,000 per second.
This data traffic jam would be mere easily tolerated if all of the data were
truly necessary. However, much of it is "redundant" in the sense that the
time history of the variables of interest can be known adequately without.it.
A given sensor may exhibit very li'.tle change for a period of days or months;
although the fact that the sensor is quiescent is necessary information,
sending a great number of unchanged sample readings is an inefficient way
of communicating this fact. Also, there may be reasons why the outputs of
some sensors are not felt to be important during certain phases of a mission.
To sum up, the time is approaching when it will be feasible to put very powerful
computing systems aboard relatively small space vehicles, but it will not be
feasible for these space vehicles *o transmit back to earth more than a minute
portion of the data gathered by the vehicle's sensors, and it will not even be
economical to require that the receiving stations and data processing centers
on earth cope with the full amount of data which could be gathered by the
vehicle's sensors. Hence, both the capability which can be put aboard a
vehicle to do data compression and the need for this capability will be subject
to very rapid increase as integrated circuits get smaller and smaller and
space missions get longer and longer.
Sensor data is "commutated" into a complicated sequential format for trans-
mission. The process of unscrambling this format so that the data for each
given sensor are all together, with a post-reckoned approximate time of
sampling for each datum, is referred to as "decommutation".
Matching the Amount of Message to the Transmitter Capability -- Because
this discussion will use some terms in a slightly different way than they have
been previously used, some definitions arc in order. Terms underlined in
this subsection are considered to be defined by their context in an obvious way.
First of all, the general type of procedure described will not be referred to
as "adaptive sampling", because the sampling of a sensor'is considered here
to consist of the conversion of its output into digital form and the recording
of this digital value in a memory, and this operation is now completed for
all sensors on every sampling cycle. Rather, the purpose of the ''adaptive"
procedures is to decide what samples are sufficiently worthy of further
attention that they should be transmitted from the vehicle to the receiving
::*=tion. • Hence, what is going on is really adaptive editing and not "adaptive
sampling".
To permit the consideration of slightly more general categories of data-
originating devices, such devices will be referred to hereafter as data
sources rather than as "sensors". A sensor is still one possible type of
data source. The term data source is here understood to imply a scientific
instrument whose output is of value either for research purposes or for
vehicle and system control computations.
Data compression techniques now in general use examine the time history of
one source and make a decision as to what samples from that source are to
be-transmitted strictly 'on the basis of this time history without considering
the relative importance of this source as compared to others. Procedures of
this type will be referred to as single-source techniques. Single-source
techniques have by now been investigated extensively; Reference 2 is a. very
comprehensive report on them. Single-source techniques will be contrasted
in this discussion with all-sources-jointly techniques, which do take the
relative importance of all data sources into consideration; procedures of
this type have received comparatively little previous study.
12017-FR1
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Not only is there aiwa^c a severe premium on transmitter power consumption,
but the capability of the vehicle to transmit data may vary with time. If the
vehicle encounters an environmental disturbance such as intense heat or
radiation, its electronic system may incur intermittent or temporary mal-
functions which lead to an increase in the number of transmitter errors.
The data being transmitted are usually encoded in an error-detection (or
possibly an error-detection-and-correction) format; if the number of errors
becomes unreasonably large, the vehicle may have to retransmit data already
transmitted and may even slow down its rate of transmission either to incor-
porate greater coding redundancy in the message or to use some more reliable
transmission mode. Consequently, the data transmitter can best be treated
as having a time-varying transmission capability, which the electronic master
control apparatus aboard the vehicle will know at any given time, but which
may vary over a considerable range.
Because of the possible need for retransmission of data already sent, and
because tht rate of the data transmitter must be matched since it is generally
a synchronized device, most schemes for complete data compression systems
based on single-source techniques presuppose a data buffer, which is a digital
memory into which data selected for transmission is stored and from which
data is read out for transmission. In normal system operation, this buffer
is maintained partially full to a certain operating point. If the incoming data
rate exceods the transmitting data rate for a sufficient length of time, buffer
overflow becomes possible, this condition is highly undesirable, as some data
will be lost, and the identity of the lost data will be determined by chance
rather than by the priorities implemented in the data compression system.
Reference 2 contains a very detailed analysis of "queuing control algorithms"
for the prevention of buffer overflow, totaling 175 pages -- which is some
indication of the importance of the problem.
One consequence of the use of all-sources-jointly techniques is that the danger
of buffer overflow disappears because it is now possible to adjust the rate of
selection of data for transmission directly to the instantaneous transmission
capability; thus, only as much data will be selected for transmission within
any given period of time as there is = reasonably good probability of being
able to send. A buffer memory may still be useful to synchronize the data
rate to the transmission rate; but there would be no need to include a large
enough buffer to handle any possible worst case or to use any additional
queuing con+rol technique besides that of controlling the number of data
read out from the associative memory on each sampling cycle -- unless
the system were designed to allow for the outright failure of the transmitter
for an extended period of time.
Single-Sojrce Techniques -- One possible classification scheme for data
compression techniques is shown in Figure 2, which has been taken from
Reference 2. All of the techniques shown are single-source techniques
with the exception of those listed Under "Adaptive Sampling". Almost all
of them could reasonably be implemented for a multi-source data acquisition
system using an associative processor to good advantage. Some of those
listed under "Signal Reduction" have previously been examined at Honeywell
in other portions of the work on this contract.
The techniques with which this discussion are concerned are those listed
under '"Interpolators" - - i n particular, ''Peak Error Polynomial Interpolators".
Reference 2 selects six methods from those in the categories shown in Figure 2
as generally superior; of these six, four were in the category of "Peak Error
Polynomial Interpolators", one of the others was a "Peak Error Polynomial
Predictor", and the remaining one was an "Adaptive Bit Plane" method under
the heading of "Encoding".
In general, all of these methods share the advantage that they perform
satisfactorily with "non-stationary" signals, whereas some of the other
12017-FR1 12017-FR1
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methods-misbehave badly if the signal is "non-stationary!1, A stationary
signal is one whose limiting statistical parameters do not vary u i th time;
a non-stationary signal is one not-subject to this restriction. To state this
definition another way, a stationary signal is one which, if processed exten-
sively, will yield empirical statistical parameters « hich,' except for normally
' distributed sampling error fluctuations, behave the same, regardless of the
time one commences observing the signal; a non-stationary signal is one
which yields quite different empirical statistical parameters if observed
beginning at different times. Signals from real sensors are typically quite
non-stationary.
The term "polynomial" is somewhat misleading, in that the only "polynomial"
schemes seriously considered in Reference 2 use either "zero-order poly-
nomials" (constant segments) or "first-order polynomials" (linear segments
of non-zero slope). No practical advantage was found by the authors of
Reference 2 in going to higher-order polynomial representations of signal
time histories.
The essential idea of both "predictors" and "interpolators" is to examine
the data points observed over a period of time and to send only a single piece
of data as representative of a sequence of several data points (the "zero-order"
case); or else to send two parameters which determine a line having a given
slope, and passing through a given point, such that the line is a "fit" to a
sequence of several data points (the "first-order11 case*). The difference
between "predictors" and "interpolators" lies, in the nature 01 the compu-
tations performed and the choice of data points used at each step. A predictor
first fits a horizontal or sloped line (or in the higher-order cases, a polynomial
curve) to a number of preceding data points; each new data point observed is
There are several mathematically sophisticated methods, for instance, which
require knowledge of the signal spectrum in order to be able to calculate
expected values of various statistics. Not only is the spectrum unlikely to be
"known" in an exploratory mission, but these techniques may also lead, in
effect to, "filtering out" unexpected values of sensor data, which is obviously
undesirable behavior in any procedure intended for use in an exploratory
research vehicle.
These will typically both be points, but one could be a slope and the other
could be a point if preferable.
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checked to see if it is within some tolerance e of the value predicted from
the fitted curve. In the case of interpolators, eacfrnew point observed is,
in effect, incorporated along with recent previously observed points into a
data sequence to which a curve is fitted; and all of the points of the current
data sequence are tested to see if they are within e of the value given by the
fitted curve.
The phrase "in effect" is important; for most zero-order and first-order
interpolators, it is not actually necessary to store an indeterminate number
of data points and test them one by one; this circumstance is fortunate, for
otherwise the use of interpolators would carry \\ ith it the penalty of unpredicta-
ble fluctuations in the need for "scratch pad" storage for sample points. The
trick is to use a "corridor-type" algorithm; this term is used here since the
terminology for the same thing is "dual prediction" algorithm in Reference 2
which is very confusing, since this type of algorithm is used with interpolators
rather than with predictors. The operation of several corridor-type inter-
polator algorithms, and also of a few predictor algorithms, is described In
some detail in Appendix A of this report.
The Use of an Associative Processor
The single-source techniques discussed in Appendix A could be used in a data
acquisition system exactly as they are presented there if a suitable arithmetic
computation and comparison device were available for each data source. A
"general-purpose computer,equipped with an input multiplexer could also do the
job; it would simply input each data point as it was sampled and would maintain
a separate area of memory for the data and other information for each data
source. However, the general-purpose computer is inherently a sequential
device and would have to handle each data point one after another; since the
application here is basically one of handling many data points from as many
data sources in parallel, the computer would have to simulate parallelism by
operating, in the usual one-after-another manner at very high'speed and using
some form of indexing. '
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If the number of data sources is large and the sampling rate for each is
moderate to high, it becomes expedient to consider types of parallelized
computing devices whose logical "shape" more nearly matches that of the job
to be, done; otherwise for larger and larger systems a more and more high-,
speed general-purpose computer and multiplexer would be required, and that
solution to the problem ultimately becomes rather expensive. An associative
processor which is defined as an associative memory having facilities for
performing all standard arithmetic operations in each word, Is one attractive
type of parallelized device. Arithmetic operations in.an associative processor
are not usually ultra-high-speed since addition and subtraction are performed
serially and multiplication and division entail iterated addition and subtraction.
However, since as many arithmetic operations can be carried out at a time as
there are words in the associative processor and since the indexing operations
needed by the general-purpose computer to do parallelized jobs are dispensed
'with, the effective useful arithmetic operations-per-second rate of an associa-
tive processor can be very high.
An associative processor retains the basic abilities of an associative memory
to do searches. In particular, equality search, inequality search, maximum/
minimum search, and certain other search operations can readily be implemented
by use of *he subtraction-capability, even though they might.be performed in a
rather different manner if the associative memory were not also required to
function as an associative processor. Thus the question arises if'there is not
some useful application to which these search capabilities can be put, once an
associative processor has been chosen as the central element of the data
acquisition system by reason'of its parallelism. It turns out that the search
capabilities are precisely the feature which allows the associative processor "'
to simultaneously 'consider quantities calculated from the data received by all
data sources, and hence to efficientlydetermine the relative significance of the -
' instantaneous readings from these sources. Thus, 'although it is quite feasible
to' use ah associative processor to implement single-source techniques for data
compression separately'for each source, it is equally feasible now to switch to
all-sources-jointly techniques; which would be quite difficult to implement with
most other hardware configurations.
12017-FR1
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AII-Sources-Jointly Techniques -- Almost any imaginable criterion for
deciding when to transmit the sample from a single source will involve :i
preset allowable tolerance c and some "discrepancy" A which mcnsuros
the instantaneous actual tolerance of the data. In the case of single-source
techniques, a decision is made to transmit whenever the instantaneous
actual tolerance exceeds the preset tolerance. In the case where some
large number (such as 64 or 256) of sources are being simultaneously •
monitored by nn associative processor, this rule-of-thumb is no longer the ~
only possible one, although it could still be applied, see for example the
description, presented in Reference 3, of a device which - despite the name
"associative data compressor" - is basically intended to efficiently apply
single-source techniques to up to 409G data sources at once using a mixture
of analog and digital processing.
To state the criterion for the single-source case another way, if the discrep-
ancy for ,the i data source is indicated by A., and the corresponding preset
tolerance by e ., the criterion for transmission is that the absolute value of
the quotient A /£, is greater than one. In the aU-sourc«"5-3Ointly approach,
^ t Vt t h
on the other hand, the i quotient is stored in a pre-asslgned field in the i
word of the associative processor, "maximum searcnes" are made for the
largest numbers in this field of any word, nnd the data selected for trans-
mission are those corresponding to the largest tolerance quotients.
tt may be seen that the preset tolerance e assigned to the i data source is
inversely related to the priority which is in effect given to that data source. •
In actual operation, it would be preferable to store 1/e. in each word rather
than c,. thus entailing multiplication operations in the associative processor
rather than divisions. If another priority .factor. P^, were multiplied by the-
tolerance quotient, the effect would be that A. was multiplied in turn by two
preset constants, which would be Ume-consuming and unwarranted.
Organization of a Data Acquisition System -- The basic plan of the adaptive
data acquisition system as now conceived is shown in Figure 3. The major
subsystems are- the associative processor with some extra hardware for
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analog-to-digital conversion, a general purpose computer connected to the
associative processor in a "symbiotic"arrangement, the transmitter, and,
optionally, a mass memory device which would probably be an aerospace-
environment magnetic tape recorder.
The associative processor would be of the type 2a organization in the classifi-
cation scheme developed by Honeywell and presented in the midterm report
on this contract (Reference 1) for reasons discussed later. The general-
purpose computer would probably be the system master control computer as
we'll. It relies on the associative processor to cope wi th what would other-
wi.-e be, for a general-purpose computer, an overwhelmingly severe prob-
U'tn of converting, multiplexing, and compressing dr.ta; and it in turn serves
the associative processor as an instruction memory, hence the use of the
term 'symbiotic". The memory of the general-purpose computer can be
allocated, if need be, to provide a small amount of buffer storage for data
received from the associative processor for forwarding to the transmitter
as fast a; the latter can send it.
If the system is required to be able to continue acquiring data during a
period of complete transmitter shutdown and to retain this data for trans-
mission whenever the transmitter can again operate, there is obvious need
for a memory of larger capacity than the random-access memory of the
general-purpose computer or the specialized memory of the associative
processor. Small, ruggedized digital magnetic tape recorders have been
developed for aerospace applications by several vendors, and one of these
would be suitable. However, if a satisfactory solid-state mass memory
with no moving parts could be developed to withstand an aerospace environ-
ment, it would of course be preferable.
Decentralized A-D Conversion
Some of the instruments which would be used aboard aerospace exploratory
/ehicles are inherently digital; high-energy particle counters, timer counters,
aser gyroscopes, and others fall into this class. Some instruments may
present their reading basically as a physical displacement or shaft rotation;
he electrical output from these may be either digital or analog at w ill, since
i photoelectric or magnetic Gray-code wheel will present a digital output,
ind a shde-wire resistor will present an analog output. Many instruments,
lowever, are intr.nsically analog devices; thermocouples. Hail-effect
magnetic field detection probes, hght-intens.ty measuring ceils, rotor
jyroscapes, piezoelectric pressure and strain indicators, and various types
>f apparatus for analyzing scil and atmospheric samples all most naturally
jresent an analog reading.
'n a data acquisition system using an associative processor it would be
iwkward system design to multiplex many analog signals, convert them to
digital through the usual sort of centralized successive-approximation or
subrar.ging analog-to-digital converter (see Reference 4> and digitally demulti-
plex them so that each signal was ag&i." matched one-fcr-:me « i th a word of
issociative processor. Fortunately, there are quite straightforward ways of
jarallelizing analog-to-digital conversion, one appropriate 10 the design
)ituation considered here is discussed in the following paragraphs.
The essential principle of decentralized analog-to-digital conversion is to
;enerate a central voltage reference signal, whose digital equivalent is
:ontinuously available, and compare this reference signal with each incoming
inalog signal, using a separate comparator for each incoming signal. Where
here is no reason to suppose that certain analog values are the only ones ever
issumed, a convenient way to generate this reference voltage and its digital
•quivaient is to use a binary counter, whose value is converted to a voltage
>y a digital-to-analog converter. If the counter counts at a constant rate,
he voltage produced will be a "ramp" function of time, possibly wi th slight
:tair-steps if the response of the digital-to-analog converter is sufficiently
ast.
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So that only a single time marker need be stored for all data sampled on one
sampling cycle, all data sources are sampled simultaneously, and the analog
readings are stored in "sample-and-hold" amplifiers. Such an amplifier
may be thought of as a capacitor to store a voltage plus a switch which may
connect the capacitor either to the source or to the reading circuit (here
a comparator), although the-actual circuit would be more complex than this.
Also, it is customary to pass all input analog signals through some sort of
amplifier for isolation and scaling so that the analog signals as received by
the comparators all have the same "offset" (minimum* and the same "full -
scale" (maximum) values. Here, the offset and full-scale values for each
data source would be standardized as the analog equivalents of the zero and
full-scale values of the binary counter. In a conventional data acquisition
system, the reason for the scaling is to maintain maximum accuracy during
the process of analog multiplexing and analog-to-digital conversion; here,
there is the additional consideration of using the individual comparators to
best advantage.
The system just described is illustrated in the upper left-hand portion of
Figure 3. Its operation proceeds as follows: On each sampling cycle, the
binary counter starts from zero and counts at an even rate up to full-scale
(for a 10-bit counter, full-scale is 210 - 1 = 1023). A comparator is provided
for each associative processor word corresponding to an analog data source,
and one terminal of the comparator is connected to the ramp voltage and the
other to the source via its sampie-and-hold amplifier, all incoming source
voltages are simultaneously available to the appropriate comparators. When
the ramp voltage first exceeds the incoming source voltage for a comparator,
the comparator changes state and provides a logical output which "selects"
the corresponding processor word; the current value of the binary counter
is then immediately recorded into that word, using the "word slice writing"
technique described in Reference 1. One'advantage of this technique is that
the counter value can, if necessary, be written simultaneously into a number
jyords if it uuppens that a number of data sources have equal voltages
thin the minimum binary resolution of the counter) on a given sampling
:le. It may be seen that, when the counter reaches full scale, all analog
a source readings will have been converted to their digital equivalents
h the latter stored in the appropriate processor \\ords.
item Status Monitoring -- The task of-system status monitoring resembles
t of adaptive data acquisition in the nature of the operations performed,
hough its purpose is completely different in function within the over-all
iloratory vehicle system. The various control devices, power sources,
1 other pieces of equipment aboard a vehicle will tvpicalh be subject to
note control from earth through the system master control computer
obably a general-purpose computer). The ground station will learn the
idition'of each device by way of a status word of binary information,
intained by the device and available to be read by the control computer.
ch bit of a status word normally indicates that some particular condition
piccent or not present; in some cases, a status word may have a field of
/eral bits whose contents are interpreted as a numerical value. There is
hard and fast line between what is status information and what Is sensor
• Drmation; in general, it may be assumed for present purposes that the
tus information is whichever data is not of interest in connection with the
entiflc investigation that the vehicle is carrying out, but is needed in
ier that the control system can keep the vehicle and its subsystems operating
>perly.
e criteria for deciding when to transmit status information back to earth
.-• substantially, although not completely," different from the corresponding
teria in the case of scientific information. It may be desired to keep a
rly complete record of the status of various vehicle subsystems in order
benefit future missions, but this activity is probably less important than
t of keeping a complete record of the data from the vehicle's sensors obtained
the course of probing an unknown environment. Status information must,
vever, be noticed and- relayed promptly back to earth in the event of any
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poti-nt inl ly serious fault conditions for which corrective .ictiou miisl («•
t u k t n . I', may therefore be arranged that potential danger sign.ils can be
recognized by encoding them as numerical status words and h.wing the
associative processor search them on each sampling cycle to see if .my
is out of tolerance" -- that is, over a given threshold. Here, however,
"out of tolerance" means in a danger zone; and the rule for transmitting
a status condition must be to transmit any that exceed the preset tolerance
threshold, rather than transmitting only the few which are furthest out of
tolerance. Because this rule would lead to at least a remote possibility
of over.Jid'.ng the transmitter, and because danger signals should have
pr.or.:\ even over scientific information, a likely rule-of-thumb would
be to subtract the number of status words which must be sent on a given
sanp'.-.rr c;-rle from the total number of words \\hich can be sent for that
cvc.e, leaving as the difference the number of sensor readings which can
be ?t?!-.- 3". t:.at cycle. If this rule is to be a useful one, the tolerances for
s ta tus • ^ rc= must be carefully chosen so that the\ <• ill very rarely be
exceecec, and hence it will infrequently be necccsTy to send a lot of
status -.nformation; otherwise, the amount of "administrative" information
might reach the point of interfering seriously wi i l i the ability of the trans-
mitter -D se'id an adequate amount of scientific data back to ground.
It may ce advisable, in a practical aerospace exploratory vehicle control
svstem, to maintain two levels of.tolerance for status words: one where
the condition
 4s serious enough to be called to the attention of the master
control computer and another where the condition is much more serious
and must be called to the attention ol the earth-based control station. The
system would probably be arranged so that the master control computer
would take care of detecting .my condition serious enough to exceed the
second tolerance and of accordingly notifying the control station so that the
associative processor would need only to see that the master computer
received all status words which exceeded the first tolerances.
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ower level of priority, it would also be desirable periodically to
n status words from all vehicle subsystems and transmit these to
., as a continuing record of the performance of each subsystem. Such
is not the primary purpose of an exploratory mission, but is needed in
• that vehicles for later missions be improved in performance and
bihty.
m Organization
•e 3 gives the system organization in block diagram form. A brief
ssion follows on why this organization seems appropriate, including
he associative processor should have the "type 2a" organization of
•ence 1.
sing a Type of Associative Device -- A large number of approaches to
native memory and associative processors are summarized in Table 3. 1
ference 1. Basically, they fall into five major categories: minimum
:iative memory, associative memory with bit-slice writing, associative
ory with all-parallel ("local logic") equality search, associative memory
-.ernary output from each bit storage cell, and associative memory
intercommunicating bit storage cells. Machines falling into the first
ategories can be constructed with any good non-destructive readout
ent suitable for a word-organized or "linear select" random-access
ory. Machines falling in the third and fourth categories can also be
ructed with any such element, subject to the additional proviso that
eadout signal from the element must be sufficiently accurate and uniform
signal cancellation logic techniques can be employed. Machines falling
? fifth category must generally be constructed entirely from active elements
as integrated circuit flipflops and logic circuits. The first, second, and
categories are in turn subdivided according to whether certain additional
rilities are provided. Particular subcategories correspond to; the use of
-information or "read-only" storage elements, the reduction of external
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{presumably active logic element) bit Storage from t\\o bits per word to one,
the addition of a serial adder circuit per computer word, and the use of
cyclic-access rather than random-access type storage elements.
There are of course many different organizational approaches which could
be used for an associative processor intended for adaptive data acquisition.
However, the best choice intuitively is the one which includes all the capa-
bilities necessary but is not slanted toward capabilities which are not impor-
tant, unless of course the associative processor used for adaptive data
acquisition :s also to be used for some diverse purposes which require these
capabilities. It will be assumed here than t.te on'ly -.sther task for which this same
associative processor will be used is that of ''system status monitoring", which
is "ery similar to adaptive data acquisition in the required Type of operation.
In the :"-.rst place, the associative processor must be able to perform certain
''field arithmetic" operations in order to handle the computations required
for interpolation-type data compression procedures; that .s, every «otd in
the associative processor must be capable of add.ng u\o or its fields together
and storing the results in a third field ("field addition') ar.d similarly for
subtraction and for multiplication. The capability of fie id division must also
be included if first-order interpolatc-r algorithms are to be used. There is
even seme possibility that the capability for floating-point operations may
have TO be included; these operations can be performed in an associative
processor having certain additional features. The-floating-point data format
has advantages in a data acquisition system whcnevei -nriables of extremely
large range are considered; however, the range problem could most likely be
handled in the present system context simply by increasing the word length
and staying with fixed-point arithmetic in the associative processor. After
the data are read from the associative processor into the general-purpose
computer, through which they would pass before being transmitted in any
case, they could then be converted to a floating-point format if any message
length reduction could be achieved thereby. Arithmetic operations will clearly
be a major" portion of the total processing load of the associative processor.
There is also ,1 substantial requirement for the inequality and maximum
(minimum) srarch operations. On every sampling cycle, the ratios
A /e . °f discrepancies to preset tolerances must be searched for the n
largest such quotient values, where n is the number of data words which
the transmitter can send to earth during the following sampling cycle. In
the case of system status monitoring, all status words which have exceeded
the preset danger point must be detected by a search. There may also be
occasion, in the system status monitoring application, to search for certain
logical combinations of bits; but it may be assumed here that this type of
search is not absolutely necessary, since these logical combinations can
aluays be encoded as a binary word in such a way that forbidden combinations
correspond to large binary numbers. In any case, equality search v. Ill be a
relatively unimportant operation relative to inequality and maximum searches,
and no need whatever is anticipated for proximity search,'therefore, there is
no reason to consider the three more complex types (3, 4, and 5 in Reference 1)
of associative memories which make use of "local logic''.
It is evident that at least most of the bits in the associative processor word
would need to be electrically alterable; even preset tolerances are likely to
change during the course of a long mission. There is only one situation
where the same datum stored in a word will be read from a great many times
before being changed; this type of operation occurs when reading data from the
associative processor into the master computer, since the "steering tag" -
the code number identifying a particular data source, and stored in the word
corresponding to that source -- never changes. Non-destructive readout memory
elements would be des'irable for storing preset tolerances and steering tags
but would need to be electrically alterable for the tolerances. The greatest
convenience would, therefore, ensue either from the choice of a highly
reliable destructive readout element, or from the choice of. a non-destructive
readout element with a relatively fast write time. However, different types of
elements could be used in different "field-slices" of the complete memory.
(A "field-slice" comprises a number of adjacent bit slices, corresponding
to all bit positions of a d.it.i field.)
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Even though destructive-readout memories can be conside.. ed.for the associative
processor proper, u should be noted that the program storage memory for
the associative processor should, if at all possible, be non-destructive read-
out since the program wvll be read out over and over again hundreds of
millions of times without alteration.
The type of associative processor organization considered here would there-
fore be either approach 2a (serial-adder-per-word) or approach 2c (cyclic-
access), with the stipulation that a cyclic-access memory would also have a
serial adder per word. However, because of the need for multiplication
operations, the cyclic-access element would have definite latency problems,
and random-access elements are therefore preferable. The origin of these
latency problems is that, in multipkcation, the f-.eld of an associative processor
word which holds the multiplicand must be read out repeatedly; and, unless a
separately readable cyclic-access element were provided just to contain that
field of the word and not the whole word, a great deal of time would be wasted
waiting for a complete cyclic timi.ig period to occur so that readout might
begin again. It woald also be rather inconvenient to read out the multiplier
bit-by-bit from a memory composed of cyclic-access elements. There is,
however, some possibility of using cyclic-access elements of the asynchronous
initiation, asynchronous read-write type (such as magnetic domain-wall shift
registers); devices of this class can have multiple ' read stations" if necessary,
to permit reading from several fields oi a word at the same time. Nevertheless,
•.he cleanest solution would appear to be the choice of organizational type 2a,
based on a random-access memory element suitable for non-destructive read-
cut operation but capable of fast writing.
The number of sensors in a typical exploratory space vehicle would probably
be of the order of a few hundred one Honeywell estimate (Reference 5) was
that a 'maximum'1 would be 882. Adding to this total perhaps half as many
status conditions to be monitored, it would appear that an associative computer
of 512, 1024 or 2048 words would be as large as would usually need to be
considered for this application. As may be seen from Table 3. 1 of Reference 1,
the general category of memory elements which fit this size requirement is
that of hysteresis elements; the memory is somewhat too large to be economi-
cally plausible at present on the basis of integrated circuits, particularly
since there is absolutely no need for their "local logic" capabilities. Closed-
flux magnetic thin-film elements (that is, plated-wire elements) are typical
Df the class of hysteresis elements capable of non-destructiye readout
Dperation and will, therefore, be taken here as a representative clement
in which to base the design of an actual device. For the purpose of esti-
mating computing rates, it may be assumed that plated wire elements can
je read from at the rate of 3 megacycles and written at a rate of 1 megacycle;
hese figures are relatively modest compared to many claims made for elements
n a comparable stage of development, since rates considerable faster than
hese have already been achieved with plated-wire elements on the basis of
aboratory experimentation.
7he Rest of the System -- It may appear unusual to include two complete artth-
netic computers in a system like this, but the economics of the system
trongly favor doing so. Their capabilities nicely complement each other for
his application.
'irst, a system master control computer on board the vehicle is probably
ecessary anyway, and would alsmost certainly need to be general-purpose
i nature because of the variety of operations to be performed.
econd, no other provision has been made for an instruction memory for
le associative processor besides using a portion of the memory of the
sneral-purpose computer, an instruction memory is necessary, and should
i capable of feeding the associative processor commands as fast as they
in be executed, 'probably in a parallel word format. Moreover, no other
rovision has been made for a buffer storage device between the associative
-ocessor and the transmitter; here again, the use of a portion of the memory
' the general-purpose computer is eminently plausible. Hence, if a general-
irpose computer were not included, there would have to be some extra
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random-access memory modules anyway. Since the major cost, size,
weight, and power consumption of present-day general-purpose computers
is that of the memory and not that of the arithmetic and control unit, a
relatively small increment in hardware is involved in making these memory
modules into a general-purpose computer.
Third, once this arrangement has been instituted, it lends itself very
conveniently to adaptive modification of the preset tolerances in the
associative processor by the general-purpose computer. Such modifi-
cations may be needed to preserve data integrity during periods of sensor
quiescence (se_e Reference 2), and also to prevent transmitter overload
during periods of extreme sensor activity. Also, the general-purpose
computer can control the number n of data points to be retrieved, for
transmission, from the associative processor by means of search operations-
after each sampling cycle.
Fourth, in many applications there is reason to suppose that the transmitter
may be unable to transmit for periods of a few minutes, a few hours, or a
few days — for instance, the vehicle may be behind another celestial body
with respect to the earth or caught in a radiation storm which temporarily
provides so much background noise that transmission may as well be dis-
continued. If the system design philosophy is that the system is expected
to be able to go on collecting data anyway and to transmit this data back to
earth when a favorable opportunity comes, a mass memory is also necessary;
and the memory of a general-purpose computer is again a good buffer for
communicating with a mass memory.
As may be seen from Figure 3, the general-purpose computer needs a total
of four input/output channels each of which would o'perate in an-independent,
asynchronous, memory-cycle-stealing mode. The arithmetic and control
unit of the general-purpose computer would not have to attend to them except
to periodically reset the "current address" for each channel, and perhaps
once in a while to change the "limit address" of the channel also. During
normal operation of such a. channel, the current address specifics the next
main memory word to be input or output on that channel, and is counted up
by 1 after each word is handled; the limit adress corresponds to the last
word of the block of words in main memory to be handled this way. When
the current address reaches the limit address, the input or output process
ceases, and an interrupt signal is sent to the arithmetic and control unit.
)ME APPLICATIONS FOR ASSOCIATIVE MEMORIES IN MULTI-PROCESSOR
STEMS
While the previous applications in this report have dealt with processing
requirements of one kind or another, this application is concerned with
control and memory functions in a multi-processor system. It Is conceiv-
able that associative memories would be used also as processors in the
system to be described, but such applications will not be considered here.
General Description of a Spaceborne Multi- Processor
f
Before describing the general organization of the spaceborne multiprocessor,
it is well to review the objectives of a spaceborne computer system. The
three most important requirements are:
• Reliability -- A spaceborne multi-processor must be ultra-
reliable. A single component failure1 can not be allowed to
affect appreciably the computing power of the system.
• Flexibility -- The system must in some cases be capable of
serving many users or programs simultaneously and in other
situations must be able to apply the bulk of its computing
power to a single high-priority program.
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• Expandability -- It is desirable that the system be made
up of a set of building blocks which can be combined in
varying numbers to obtain computer systems of various
sizes.
^
To meet the objectives outlined above for a spaceborne application,'a
multi-processor system with multi-program and parallel processing
capabilities is proposed. Each of these features is described in terms
of the objectives of the system;
• Multi-Processor -- The processing or computing capability
of the system is provided in modularized form. Instead of
one large processor, a number of smaller processors are
used to provide an equivalent amount of computing capability.
Such modularity helps meet the reliability requirements
since loss of a single module will only degrade the system.
It also allows various size systems to be realized by varying
the number of processors used.
• Multi-Programming -- The multi-program feature gives the
system the capability of simultaneously satisfying the require-
ments of many users.
• Parallel Processing — This feature allows several of the pro-
cessors of the system to be working simultaneously on the
same program, the number depends on the amount of paral-
lism in the program. Thus, a high-priority program dan
obtain a large portion of the computing power of the system.
A functional block diagram of the proposed multi-processor system is shown
in Figure 4. The processors of the system are of two types -- task proces-
sors and I/O processors. The task processors, which need not necessarily
be identical, handle all instructions to be performed except input/output
instructions, which are handled by I/O processors. To allow parallel
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processing, programs must be stored in a central location so that all
processors can be frequently reassigned. Thus, processors have no
appreciable amount of memory of their own but make use of a bank of
memory modules through use of a centralized switch.
An I/O exchange is shown in Figure 4 to interconnect I/O processors and
I/O devices. This is necessary so that the failure of a single I/O pro-
cessor does not permanently disconnect a user from the system.
The control functions in this system are relatively complex because it
is a multi-processor and has multi-program and parallel processing capa-
bilities. Many of these functions are assumed to be performed by hardware
rather than by the usual executive program. The Control Memory is included
for this purpose. An associative mechanization of the Control Memory and
the details of the functions it performs are discussed in the following sub-
section.
An Associative Memory for Control Functions
The main function of the Control Memory is to handle the assignment of tasks
to processors, including I/O processors. However, other functions such as
memory allocation are also included.
Task Assignment — The programs in this multi-processor system are divided
into segments on the basis of parallel paths. This is necessary in order to do
parallel processing, which is defined as the capability of having more than one
processor work simultaneously on a given program. The program segments
are assigned to nn available processor whenever they are ready to be performed.
The method proposed for handling the task assignment function can best be
explained by considering the following program;
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Each of the above segments is a sequence of instructions to be done by a
single processor. Each segment is described by a stato word which contains
the information required by a processor to perform the'segmem. Assume
that all six state words for the above program are initially stored in the
Control Memory, although for large programs this may not be desirable.
T.he state word has the following contents:
Status Segment Identity Segment Description
The status field indicates whether or not the segment is ready to be per-
formed; the segment identity field contains such items as program name,
segment name, etc.; and the segment description field includes such items
as starting address, contents of index registers, etc. Initially, only the
state word for segment 1 will have a status field indicating "ready" status.
Thus, a processor searching'for an assignment will select that state word,
assuming that it is tfie highest priority program that has 'ready1' segments.
When segment 1 is completed, the state words of segments 2, 3, and 4 can
be set to "ready" status. These segments represent parallel paths in the
program, and they can be performed simultaneously if three processors are
available. When segment 2 is completed, the state word for segment S must
'be altered, but not necessarily to "ready" status since segment 3 must also
be completed before segment 5 is ready. The same situation exists for
segment 6. Thus, it can be seen that the number of processors working on
a program is dependent on the parallel paths in the program and the number
of processors available.
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The status field of the state word, over which processors search to obtain
an assignment, contains not only ready bits and the priority of the program,
but also a time tag that indicates when tlu. ctate word became ready A
processor will select that state word with the highest priority that has been
ready the longest. Thus queuing of requests is accomplished.
Tasks for I/O processors are selected by using the same general techniques.
This points out the need for the search including that part of the "segment
identity" field which specifies the type of segment (I/O or general pro-
cessing).
Another aspect of the task assignment function is that of external interrupts.
It is proposed that the users (either subsystems or personnel) make their
requcsis for computations by writing state words into the Control Memory
or changing the status of state words permanently stored there. Since the
need for external interrupts usually arises either because inputs must be
read immediately to prevent their being lost or because a processing task
must be completed within a certain time, it appears that processors will
never have to be interrupted in this system. This is true because a number
of words of memory can be permanently assigned to critical inputs, and
because processors frequently search over state words to find high priority
tasks. Note that frequent searches for a new assignment by each processor
can be assured by limiting the length of a program segment.
The Control Memory requirement can be nicely satisfied by an associative
memory. The requirement can be described as table look-up or information
retrieval from a file, the contents of which is frequently changing. Also,
the retrieval operation must be performed over various fields of the file,
thus making it difficult to maintain an ordered file and use conventional
table look-up procedures. An associative memory, however, since its
searches arcs performed simultaneously over all words, can perform rapid
retrievals from a completely unordered file.
IB specific operations to t" performed by the Control Memory include the
uality search, the inequality search, and the maximum (minimum) search.
IB state word selection function requires the intersection of several of the
ove search operations. Since many of the functions to be performed con-
st simply of changing the status of state words by searching over the seg-
ant identity field, the equality search will be used more frequently than
2 others. This, plus the fact that many processors are sharing the Control
amory, makes an all-parallel equality search appear justifiable. While no
ocessmg operations are anticipated, it appears that the bit slice writing
pability would be useful to change the status of many state words simul-
neously. A word select ladder also would be useful to locate available
>rds in the Control Memory one at a time.
je size of the Control Memory will vary from system to system. However,
nerally it falls into the "small" category previously defined to be less than
00 words.
smory Allocation -- In such a system it is assumed that the main memory
not large enough to hold all programs simultaneously. Therefore, programs
d data are stored in a secondary storage device and are brought into main
;mory when required. Since the mix of programs in main memory at any
e time cannot be pre-specified, dynamic allocation of storage is required,
lis capability of running a program from anywhere in memory also neces-
tates an address translation either when the program is bi ought into main
2mory or when it is run.
ic details of this memory allocation function can vary extensively from
stem to system. Therefore, the discussion will be concluded simply by
serving that the requirements are much like those of task assignment,
as it is likely that a single associative memory could be used to handle
th functions.
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Look-Aside Associative Memory
Another application for associative memories in a computer sysU'm is aimed
.at the reduction of the number of accesses to main memory. U c.m bo seen
that in a multi-processor system with a bank of shared memory modules this
is particularly important. The solution is to place a look-aside associative
memory (Ref. 6) at each processor.
The memory is used in the following way: Each instruction and operand, after
it is used, is stored in the associative memory, rather than simply being
discarded, in anticipation that it may be needed again in the near future. It
can be recognized that this would be the case if a loop was present in the pro-
gram. Also, all results of operations are stored in the associative memory
rather than :n the main memory address speciiicd. This is done because it is
assumed that m most cases the results produced are intermediate rather than
final results. In these situations, two accesses to main memory are saved --
one to store the intermediate result and one to fetch it again. One of the diffi-
cult problems encountered in using this memory consists of deciding which
quantity should be discarded. Each time a quantity is written into the associa-
tive memory, one must be removed, since the associative memory is always
filled, except at the very start. In general, the one that should be removed
is the one that has remained unused in the memory .for the longest time. Note
that if the word selected for removal is an instruction, it is simply erased
since another copy exists in,main memory. However, if it is a result, it
must now be written into main memory.
The format of the word in the look-aside associative memory is as follows:
'Main Memory Address Instruction, Operand
or Result
Status
Searches are performed over the address portion and possibly over the status
portion depending on the method of handling it.
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The look-aside associative memory must have.the capability .of doing an
equality search in a time which is short compared to the main memory cycle
time. Thus, the all-parallel equality search is a necessity. No other search
or processing capabilities are required. There is also no need for a bit-slice
writing capability or for a word select ladder.
The Organization of An Ultra-Reliable Multi-Processor
While the multi-processor system described in the previous subsection has
many of the desirable characteristics for spaceborne applications, there are
some undesirable characteristics also. The centralized switch interconnect-
ing processors and memory modules, as well as the memory modules them-
selves, are not particularly strong features from the reliability point of view.
Methods of reorganizing the memory and the switching are considered in this
section. An ultra-reliable multi-processor system based on these multi-
access memories is then described.
A Multi-Access Memory — One way of reorganizing the memory and the
switch to allow simultaneous access to the memory for a number of processors
is shown in Figure 5.
The memory in this system is made multi-access by simply rotating the stored
information 90 degrees from the way it is stored in a conventional random
access memory. Thus, all words can be read out simultaneously, each, in a
serial-by-bit mode. The memory can be simultaneously accessed by many
processors by providing each with one gate for each Word of the memory.
The contents of the memory is presented in a synchronous cyclic manner,
either by shifting or by strobing a bit slice at a time, to each of the columns
labeled "output switch" in Figure !». :md each processor, during each cycle,
can select any word desired by rlin<iiig the appropriate gate.
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'nung is accomplished by using the input switch which is organized similarly
> the output switch. The outputs of the gates along a row of the input switch
-e OR'ed together. The output of each OR gate in turn serves as the input
i a write driver.
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it is assumed that the memory array is continuously cycling, each processor
in be either reading or writing each cycle. If desired, two or more processors
juld be reading the same word at the same time.
he advantages of this organization are primarily in the area of reliability,
nee each processor has its own switch, a failure in ;he switch will affect
ily one processor. The method of organization of the memory also provides
possible reliability advantage. Failure of a sense amplifier, for instance,
ill affect only one word rather than a single bit of all words as in the conven-
onal memory organization.
he most obvious disadvantage to this approach is cost. The number of gates
. the two switches is twice the number of words of memory times the number
" processors involved. Thus, for 8, 192 words and 16 processors, a total ofi p
= 262, 144 gates are required. In addition, each processor must, in this
tample, decode a 13-bit address to select one of 8, 192 gates. To allow
lodularny in the number of words of memory, the switch and the address
o
;coder would probably be organized in modules. For instance 2 gates andP
;e decoder necessary to select one of 2 would be put in a single module.
he first five bits of a 13-bit address would then be used to select one of 32
iodules, and the eight least significant bits would be sent to the address de-
ader in the selected module. While, the hardware required to mechanize the
ites and address decoders is significant, it is felt that the advanced mte-
rated circuit technology will make this approach and variations of it de-
jribed below feasible.
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ie multi-access memory described above can be made associative (content
12017-FRJ
- 39 -
- 40 -
addressable). This amounts to storing an address in each word of memory,
distributing the address of the desired word to each gate, and letting the gate
control itb^.:' rather than sending individual gate control signals to each gate.
i
The only change required to make the location-addressable, multi-access
memory of Figure 5 into an associative multi-access memory is to supple-
ment each gate of the switch array with a search capability. This is done as
shown in Figure 6. One way of looking at the effect of this change is that the
address (search word) can be submitted to the switch array serially rather
than in parallel as in the location addressable case.
The search is performed by initially setting the results register to.l and then
comparing in a serial-by-bit mode each stored address with the address in
the search register. Whenever a mismatch occurs in any word, the corre-
sponding F/F is cleared to 0. Assuming only one word satisfies the search,
oiuy one F/F of the results register will contain a l when the search is com-
pleted. Since the. contents of the results register directly controls the gates
of the output switch, the selected word can now be read serially into the I/O
register.
Note that the search and the read operation can be performed simultaneously
by all processors. While it can be expected that processors would normally
be reading different words, two or more processors could select and read
the same word at the same time if desired.
The writing capability is included by providing one column of "input switch"
for each processor. This set of .gates is also controlled by the results regis-
ter when a write operation is desired. The input switches of all processors
are OR'ed, with the output of the OR gate serving as the input to a write
driver. The capabilities described above can be provided with only five leads
interconnecting processor and array. These are .write enable, compare enable,
set results register, data for writing and searching, and data for reading.
While these facilities do provide basic search capabilities, additional hard-
ware would be required to perform searches involving multiple matches.
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Figure 6. Associative Multi-Access Memory
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As was previously suggested, the Stored words must be constantly cycled
and distributed to the access circuitry of all processors. There are two quite
different ways of mechanizing the memory array »n meet these requirements.
The memory might operate as a shift register with end-around shift capability.
However, the memory might also be strobed to obtain readout of each bit
slice in turn without being shifted. This latter technique will make hysteresis
devices such as magnetic plated wire applicable, while the shifting technique
is limited to active devices. The strobing technique has an undesirable re-
liability feature since an interrogate driver (in the case of plated wire) is
required per bit slice. Thus, the failure of one of these drivers would result
in the loss of a single bit of all words. The shift pulse for a shift register,
on the other ha,,d, would be supplied on a per-word basis so that a failure
would affect a single word or group of words depending on how the shift clock
pulse is distributed. Of course, the centralized shift pulse generator must
be assumed ultra-reliable.
A reliability advantage exists in the associative version of the multi-access
memory. This is due to the capability of relabeling words. When a word
failure occurs, and assuming that a reloading capability is available, some
previously unused word of memory can take the place of the failed word by
simply writing the same identity and data that was in the failed word. This
prevents the necessity of program changes which would be required if each
word had a fixed label or address.
A Distributed Mulu'Access Memory -- If the shift register approach to
mechanization is used, either the location-addressable or associative ver-
sions of the multi-access switch can be organized with the access circuitry
distributed throughout the memory array. One complete set of access cir-
cuitry can be inserted between each pair of adjacent bit slices of the memory
array as shown in Figure 7. The access circuitry (AC) shown in Figure 7
can be of cither the associative or location-addressable types.
There are a number of potential advantages of this method of organization of
the multi-access memory:
BIT StICE BIT SLICE BIT SLICE
f50"! (PROCESSOR?) (PROCESSOR i|
Figure 7. Distributed Multi-Access Memory
WORD 1
WORD 2
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• The fanout from each word of the memory to the access cir-
cuitry is distributed evenly throughout the word, thus, no special
driver is required and each bit of the word is exactly the same.
• The distributed muHi-access memory has a structure that
would make it suitable for advanced batch fabrication techniques.
o The memory is easily expandable since it is a cellular structure
with uniform intercell connections.
• The fact that accessing units are out of step tends to eliminate
conflicts, particularly in writing, that could occur if ail are in
synchronism.
Characteristics of a Multi-Processor Using Multi-Access Memories --' The
multi-access memories described above are proposed for use in an ultra-
reliable multi-processor system. Probably both location-addressable and
associative versions would be used to satisfy all the memory requirements
of the system.
Assuming multi-programming and parallel processing at the segment level,
an associative multi-access memory would be used to handle functions of the
Control Memory previously described. However, it would be more complex
than the one previously described since it must be able to perform a maximum
search. Operand storage would probably also be in the associative portion.
This would eliminate the, problem of allocating specific locations for operands
and thus make it easier to transfer operands from one program to another.
Program storage requirements would seem to be adequately handled by the
location-addressable type of memory since programs, at least as presently
organized, ,are inherently sequential. However, there is a reliability advan-
tage in having associative program storage since loss of a single word will
have no effect on the program. Another situation in which an associative
memory for program storage would be useful is if parallel processing iB
performed at an instruction level rather than at the segment level as has been
assumed. In this case a "rsady" field, such as thai described for state words,
is included in each instruction. An instruction is made ready when'the operands
used by the instruction have been generated, and searches are performed by
available processors to find instructions ready to be performed.
The processors of this system would most suitably operate in a serial mode.
During each word time of the memory, each processor could obtain one in-
struction or one operand. This could very reasonably be increased to the
extent that an operand and an instruction could be recened simultaneously.
This would require separate paths from the location-addressable and associa-
tive portions of the memory. Given this capability, the next instruction and
the operand for the current instruction could be obtained at the same time.
A multi-processor system using the distributed multi-access memory of both
the location addressable and associative types and serial processors has the
following characteristics:
• Reliability is »he main advantage. The distributed multi-access
memory allows both the memory and switch functions to be re-
alized with a single cellular array in which single failures will
affect only one word of memory or one processor. In the asso-
ciative portion, the loss of a single word will have little affect,
assuming that the information stored in the failed word can be
reproduced.
• The system is readily expandable both in terms of the number
of processors and in terms of the number of words of memory.
The connections from the processor to the array are common
to all words, thus the hardware in the processor does* not change
regardless of the number of words. There is the somewhat
unusual restriction that the number of processors in the system
cannot exceed the number of bits per word. This does not
appear to be a severe restriction.
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• Processors operate one or more bit times out of step. This
allows parallel processing to a greater degree than would other-
wise be possible. A result produced by one processor can be
used by another one bit-time later, rather than an entire word
time later as would be the case if all processors were in syn-
chronism. This is a significant advantage, howe.ver, only if
parallel processing is being performed at an instruction level.
In the previous discussion, a distributed location addressable multi-access
memory was assumed for program storage. There are some possible advan-
tages in using the undistributed version for this function. For one thing, this
would allow the word length to be considerably longer than that required for
one instruction. For instance, an entire program segment (100 instructions
or so) might be stored in one word of memory. In this case, the access
should not be synchronous cyclic as in the previous case, but rather should
be asynchronous cyclic, that is, the contents of the word are still required in
a specific order but a starting and stopping capability is desired.
The only conclusions that can be drawn regarding the use of multi-access
memories in multi-processor systems is that they provide some interesting
features, particularly the distributed version of the multi-access associative
memory. The feasibility of mechanizing such a memory and its effects on
multi-processor system characteristics should be given further attention.
AN ASSOCIATIVE PROCESSOR FOR PICTURE PROCESSING
Spacecraft, and in particular unmanned spacecraft, are often required to
transmit pictorial data to data processing centers on the earth. Since each
picture contains vast amounts of data, much of which may be redundant in a
given application, it is desirable to perform as much picture processing as
possible in the spacecraft in order to lower the required bandwidth and thereby
lower the power requirements of the spacecraft transmitter.
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Picture processing computations are intrinsically parallel. The parallel
processing characteristics and high-speed equality search capability of an
associative memory make it well adapted to this application. Conventional
associative memory instructions can generally be employed, thus requiring
very little special external logic. The two-dimensional memory configura-
tion naturally fits the picture format, and processing can proceed in an orderly
fashion. Processing speed depends only slightly on the characteristics of
the picture. .
The use of an associative memory for a particular picture processing problem
has been briefly investigated. Given a binary representation of a picture, the
problem is to determine the number of irregular shaped objects (clouds) and
to determine and record the size (number of 1's) of each.
Basic Method
This method 15 based on the use of an associative memory containing two
sections. One section stores the picture while the other section is used both
as a scratchpad and as a data store for the results of the picture processing.
The basic operations required are those that can normally be performed by
an associative processor such, as the equality search, addiucn, counting,
shifting the comenis of the Results Store, etc.
The approach to processing is to move across the picture one bit slice at a
time from right to left and to use the scratchpad portion of each word to keep
track of a cloud identification number and the number of 1's in that row of the
current cloud. The end result after one pass over the picture is the number
of clouds and the number of 1's in each. The processing operations required
are called initiation, continuation, expansion, contraction, and termination.
Consider first the operation of continuation. A search for the combination 11
is performed over the current bit slice and the previous bit slice of the picture1.
All words satisfying the search must have their "number of 1's" field incre-
mented. Similarly, the contraction operation is performed by searching for
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01 combinations adjacent to 11 combinations. Whenever a clowl i-oiilracts.
the cloud identification number and the field containing the number of 1's are
removed from the row-satisfying the search and the number of 1's must be
added to the number of 1 's in the adjacent word which has the 1l i-ombinauon.
The termination operation provides a "good example of an operation thai makes
good use of the associative capabilities. A termination is detected by search-
ing for an 01 combination not adjacent to a 11 combination. Before terminating
this cloud and storing its count, a search must be made over all cloud numbers
previously a.ored to see if other portions of this cloud have been previously
terminated. Such a situation is possible if, for instance, the cloud is U-shaped.
Continuation, expansion, and contraction are relatively independent of the
number and size of clouds in the picture. However, at least a portion of
initiation and termination operations must be performed individually for each
clcud ;n the bit slice.
Detail of the Method
An associative processor for this application might be arranged as shown in
Figure 8. Only the associative memory portion is shown; m addition to this,
a program memory, a control unit, and an input-output section would be re-
quired. These latter units would be very similar to their counterparts in a
conventional general-purpose computer.
The associative memory is divided into two main sections. The first of
these consists of the picture storage area. It is assumed that the picture
has been quantized and that a threshold operation has then been performed
such that the elements are binary (two-valued). Thus, the presence of a
cloud might be represented by a l, -and the absence of a cloud would then
correspond to a 0. The search operation is the only operation that is per-
formed on the data stored in this section of the.memory. It is performed
only on adjacent bit slice pairs, where a bit slice consists .of a single column
of bits.
SCRATCH PAD
STORAGE ^
PICTURE
STORAGE
_ _ _
CURRENT FINAL
CLOUDS TABULATIONS
N8R CTR NBR CTR
-
_
EXTERNAL LOGIC -/
RESULTS REGISTER(s)
Figure 8. Associative Processor Configuration
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The other part of the memory consists of the scratchpad and tabulation por-
tion. The scratchpad area is used to temporarily record the results of pro-
cessor operations while the tabulation area stores cloud numbers and cloud
size information.
The functions performed bythe external logic depend on the type of memory
element employed. If the element is capable of local logic, fewer functions
need be performed by the external logic than if it does not have that capability.
The combination of local and external logic must be'capable of performing
..such,operations as comparison, logical sum, logical product, and locating
the first 1 in the results register.
The results register stores the result of a search or of any of the other pro-
cessor operations. In actual practice, two registers are required. The
second register performs auxiliary functions such as storage of the bit mark-
ing the location of the first 1.
Flow charts will be used to explain in some detail the operation of the associa-
tive processor in this application. Since no formal list of instructions has
been compiled for the processor, the entries in the,flow chart boxes consist
of somewhat arbitrary symbols and abbreviations selected to .represent the
operations performed and at the same time to maintain a compact notation.
The abbreviations'used in the flow charts are as follows:
Symbol - Meaning
R Results register
A through K Bit slice scratchpad locations
CTR Word.field in which counter is stored
.NBR Word field in which cloud number is stored
SCH Search
,SH Shift
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Symbol
•DN
UP
S
LOC
Meaning
Down
Up
Bit slice being processed
Previous bit slice
Logical product of bit slices X and V
. Logical sum of bit slices X and Y .
A "cloud numbe r • •
Replace Y with X or its corients
Locate
Continuation -- The first three blocks in the flow chart sequence"of Figure 9
represent search operations on a pair of adjacent bit slices. The bit slice
on the left,' S, , corresponds to the new bit slice while the one on the right,
S , is the old one from the previous processing operation. If the search
.speed depends on the number of bits in the field being searched, this process
of searching for particular tfto-bit combinations and storing :he results in
single-bit fields is advantageous, otherwise the S, and S. fields could .just
as well both be searched each time. Of the three useful b'-' combinations,
the pair.01 denotes contraction or termination, the pair '.0 denotes initiation
or'expansion, and the pair 11 denotes continuation. After performing these
three searches and storing the results, the latter result is'retamed in the
results register and if any of the bits ai-e'l's, the, counters in the correspond-
ing rows are incremented.-- • . , , . . ' " "
1
 * r"
Contraction -- The 01 combination stored at location A of Figure 9 is checked
next and, if any of, these exist, bits corresponding to the locations of the' 11
combination, stored at location B, are placed in the results (R) register.
The R register is then shifted up,and its contents are compared with the set
of bits, A, marking the 01 locations.
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If there is coincidence between any of these sets of bits, it means that the
corresponding 01 pair is-adjacent to a 11 pair and that the cloud is contract-
ing. The cloud number field in t^ese rows are then cleared, and the contents,
of their counters are added to th.e counters in the 11 rows. This cycle is re-
peated until there are no more coincidences between 01 pairs and shifted 11
pairs. The entire process vs then repealed, except that the R register is
shifted down. This procedure locates adjacencies in the other direction.
Bit slice location D is used to record all of the 01 combinations that are adja-
cent to 11 combinations. The remaining ones <A (\ B) correspond 10 cloud
terminations.
Expansion -- When all the picture elements corresponding to contraction
have been processed, the program enters the expansion phase (Figure 10).
The first step consists of a check of rfce C field for 10 bit pairs. If any of
these exist, bits corresponding to 11 locations (stored in the B field! are
placed in the R register. The R register is ' then shifted down and compared
--^
with the bits corresponding to the 10 locations (C>. If coincidence is detected,
the cloud number is inserted in the proper field in the new rows, and the cor-
responding counters are set to 1. The R register is shifted again, and the
process is repeated until coincidence is no longer detected.
During each step of the program for expansicn, the R register is shifted up
one extra place and compared with the-tally of 11 Iccations (B) in order to
determine whether or r.oi the cloud being expanded is connected via the new
bit slice to another cloud. If it is., the cloud numbers in the rows associated
with the "two clouds are made equal,'i.l M i-= not, the numbers are left un-
changed, and the search for expansion bi'» is continued. Bit slice location B
is used to record all of the 10 i-onihi nations that are adjacent to 11 combina-
tions. The remaining 10 ronibiii.iiiims (C'(^E) represent cloud initiation ele-
ments (see Figure ID
Initiation -- The set C 0&- i* "'i-n < necked and if any 1's are found, a second
operation is performed to find the first 1 in the first group. It and the rest
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of ll-e 1's in that group are assigned a cloud number and 1's are placed in the
corresponding counter locations. This group of 1's. representing the first
new o'.oud, removed from the set, and the procedure LS repeated until all of
(he elements of cH E have beer used
The termination procedure -see Figure ll) begins \vj.ih a search of the set
A f ^ D where A represents all the 01 combmauons and D represents those
that are adjacent to 11 locations. If any i;s are found, a check :s made to
t'-.nd the first 1. A search over pre ,-iously stored cloud numbers is then
made to see if it is pan of a i.loud t^.st was pre\;ousiy-term;na'ed. If it is,
the previous termination vjs premature and 'he con'ents of the rountei's in
the rows associated wuh this new part of the ciouci must be added to the pre-
viously stored count. If it is not part o! a cloud that has been previously
terminated, the cloud number is stored in a section of the scratchpad mem-
ory reserved for output data and the contents of all of the counters in the rows
with tfc-s particular cUud number are summed and stored in the proper adja-
cent location. The checking procedure is then comir.ued in the same manner
for any additional clouds that terminate in the current bit slice pair. After
all terminations are processed one con-.pu'anor. cycle is complete, and the
program repeats on another b:t slire pair-- the last received of the current
bit slice pair and the adjscen: ne<< one
Conclusions
The flow charts of Figures 9 through 11 illustrate one method of using an
associative processor to extract certain specified data from a picture. In
this case it was des:red to coun' the number of clouds in the picture and to
determine and record the size of each < loud, it appears that an associative
processor is well iidaptod to solving this problem and would be able to do the
jcb considerably faster man a general-purpose compu'er for two reasons-
• A relatively large number of searches arc required which
must be done sequentially in a conventional memory.
• The other operations (logical and arithmetic) can, in most
cases, be done In parallel on all the elements of a single bit
slice rather than sequentially as they are done in a general-
purpose computer. ,
Some of the operations have not been completely decomposed into basic instruc-
tions and further study would be required to complete this task.
It can be noted that complete flexibility exists since each word of the associa-
tive processor is capable of keeping track of its current cloud number and of
serving as a counter to record the number of 1's. The use of an associative
processor provides other advantages also. For instance, a histogram of
cloud sizes can readily be generated when the processing is completed for
purposes of generating statistical parameters.
There are various types of memory organizations that could be used in this
application. A bit slice write capability, which in turn implies an XDRO
memory element, is the main requirement. A two-dimensiona. readout capa-
bility is also required. Local logic is not necessary, and, since most of the
searches are over relatively short fields. H would not speed up the operation
appreciably.
The picture elements could be stored in a separate memory rather than in-
cluding them in the processor memory. The requirements for this separate
memory would not be as severe as those for the processor memory. A simple
sequential access memory with two output registers to hold bit slice pairs
would be adequate. It could operate at much lower speeds than those required
by the processor memory. Less external electronics is required, however,
if the two memories are combined and constructed from the same type of
components.
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AN ASSOCIATIVE PROCESSOR FOR INCREMENTAL COMPUTATION
A description of methods of using an associative procejaor for incremental
computation is given in Reference 1. Since that report was published, a new'
improved method of storing the program and of performing the program steps
was devised. A description of this method follows a review of the remaining
portion of the system.
Incremental computation is usually performed by Suitably interconnecting a
number of digital integrators. Each integrator computes according to the
formula AZ = k Y AX which when summed forms £ AZ = Z = k £ Y AX. This
sum is an approximation to the integral Z = k J ydx.
The digital integrator consists of three major parts -- a Y register connected
as a counter, an R register and adder-subtracter connected as an accumulator,
and the necessary logic for generating the AZ and controlling the counter and
accumulator from the AX and AY inputs. Although binary (two-valued) incre-
ments are sometimes used, ternary (three-valued) increments are much more
common and will be assumed in this application. The three possible incre-
mental values are +1, 0, and -1. Means must be provided to add several AY
increments into the contents of the Y register. This can be done either se-
quentially or in parallel. Addition of a single increment to the Y register re-
quires counting up by 1, no change, or counting down by 1. Addition of more
than one increment may require several counts. The R register is updated
by either adding Y to R, leaving the contents of R unchanged, or subtracting
Y from R depending on the value of AX. If this is done after the Y register
is updated with the most recent AY, the new value of Y is used; if it is done
before the Y register is updated, the old value of Y is employed. The AZ
increment consists merely of the overflow or output carry (or borrow) of the
R register. It is sensed after each R ± Y operation and then encoded and
stored for later use as either a AX or AY input to other integrators.
ng consists of determining the proper values for the constant k associated
each integrator and modifying the integrator such that the output AZ *
iX. If k can be made equal to a power of two, the scaling process can
nplemented by selecting the proper position in the Y register in which to
.he AY increment. In the few cases in which k is not equal to a power
ro, a separate integrator is used as a constant multiplier. A constant k
aced in the Y register, and tne'AY increment is connected to the AX in-
resulting in an output of AZ = k AY.
;ramming is accomplished by connecting the AZ outputs to the proper AX
iY Inputs such that the resulting integrator configuration is constrained
ilve the appropriate difference equation. In the associative processor
lamzation, this is accomplished by means of searches and addition oper-
proposed word format for an associative proces'sor for incremental com-
lon is shown in Figure 12. There are a total of nine different fields in
jord. Four of these fields are used to store the Y and R registers and
»X and E AY increments. The £ AY field is a short .word that contains
um of several increments since it is generally required :ha: an integrator
pt several AY inputs. A single ternary increment, coded as two binary
s, is sufficient to represent AX.
four remaining fields are somewhat unconventional and require a more
led explanation of their purposes. The scaling control bits are used for
ng the various integrators. Each scaling word consists of the binary
esentation of the number of positions the E AY field must be shifted be-
lt is added to the Y field. The Z AY fields are shifted simultaneously in
ollowing manner. First, the scaling control bits are searched, one at a
, starting with the most significant bit. As each bit location is searched,
: AY field in all the word locations in which a match is obtained are shifted
nber of places corresponding to the weight of that bit. After all of the
ng control bits have been searched, the I AY words are in the proper
ions and they are then added simultaneously to the corresponding Y fields.
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ome algorithms, certain sets of Integrators must be processed sequentially
ause of the nature of the difference equation being solved. The order of
ceasing depends on 'tn»ther the particular part of the equation being con-
;red calls for the use of the old value of Y or the new value of Y. The old
ic of Y corresponds to the contents of a Y register that has not been up-
id during the present iteration period, while the new value of Y corresponds
he contents of a Y register that has been updated. The natural method of
ration of this.type of associative memory results in the consistent use of
old value of Y since the integrators are processed in parallel. Therefore,
rder to use the new value of Y, it is necessary to set aside one of the
nory word fields to establish the order of integrators that must b? pro-
sed sequentially. These bits are so indicated in Figure 12.
i sometimes necessai/to modify the processing order of sequentially
;essed integrators, depending on the sign of the AX increment or other
erion. This modification is obtained by means of search operations per-
ned on the processing order bits and on the AX bits. A single control bit
been added for this purpose. It permits a specified criterion to "control
processing order. If more than one criterion is to be used, additional
.rol bits must be added. Some algorithms also require that the order of
:essing the Y and R registers be interchanged. An additional control bit
also been added for this purpose.
programming fields on the right-hand side of the word contain the ad-
sses of the AY and AX fields into which AZ outputs originating in a par-,
lar integrator are to be added. The AY address fields are simultaneously
rched as the addresses in the corresponding fields of the search register
incremented. The AZ bits stored in the two most-significant bit locations
IB R register are added to the E AY fields in each word in which a match
idicated. The same process, is then repeated while the AX address field
earched, and the AZ bits are then stored in the appropriate AX fields.
AZ bits are then cleared to zero.
0 0 0
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SECTION III
EVALUATION OF ASSOCIATIVE MEMORIES
FOR SPACE APPLICATIONS
Associative memories have been found to be applicable to a number of prob-
lems on a space vehicle. These applications are summarized here in terms
of the appropriate associative memory organizational approach, the associa-
tive and processing capabilities required, and such items as speed, size,
etc. From this summary, a number of organizational approaches are selected
as being of interest for space exploration vehicles. The device recommen-
dations discussed in the next section are made for each of the selected orga-
nizational approaches.
Since certain of the associative memory organizational approaches defined in
Reference 1 are referred to in this section, the definitions of those of interest
are repeated below:
2a - This is an associative memory with no local (distributed)
logic, with random access to a bit slice for search or pro-
cessing operations, and with a full adder per word to increase
speed of arithmetic operations.
2c - This approach also has no local logic but is significantly dif-
ferent than 2a because it has cyclic access to bit slices.
This approach is not suitable for processing operations and
thus has a minimum logic capability external to the array for
the equality search opt* ration.
3 - This approach has distributed logic to the extent that each
cell can compare its own contents to a corresponding bit of
the search register. With proper output signals from the
cell, an all-parallel equality search can be performed. It
also does reasonably well at processing operations and there-
fore is a good general-purpose associative memory.
3a - This approach is identical to 3 except that it does not have a
bit slice writing capability.
4 - This organizational approach is much like 3 in that it has local
logic and is capable of doing an all-parallel equality search.
However, it is able to perform the inequality search and pro-
cessing operations slightly faster than approach 3 since the
cell is somewhat variable in function and the output is a ter-
nary signal.
5 - This approach is the most complex of any defined in terms of
the capabilities of the cell. The most significant feature of
the cells, each of which contains a fuii adder stage, is that
they can intercommunicate.
JMMARY OF APPLICATIONS
The applications discussed below have been investigated to various degrees -
some have been considered extensively and some only slightly.
Incremental Computation
An associative memory for incremental computations, such as occur in navi-
gation and control problems, was described in Reference l. Some changes
in the technique for using the associative memory t'or this function are in-
cluded in Section II.
The requirement was found to consist primarily of processing operations
with an occasional equality search. Organizational approach 2a is considered
the best choice for this application.
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Picture Processing
Picture processing was identified as an application on which "re parallel pro-
cessing capability of an associative processor can be applied effectively. A
complete description of this application is given in Section II. '
A portion of a particular picture processing problem was chosen.to determine
the requirements on the associative processor. The problem was to deter-
mine the number of clouds and the size of each, given the binary representa-
tion of a cloud picture.
The method chosen for organizing an associative processor for this problem
is to divide it into two parts - one part for storage of the picture and one for
processing and storage of results. The part used for storage of the picture
needs only an equality search capability. Also, since the searches are always
performed over two bits and in a cyclic manner from one edge of the picture
to the opposite edge, a form of organizational approach 2c is suitable for this
requirement. Accesses to bit slices can be cyclic, but they cannot be syn-
chronous. This is because the time required for processing each bit slice
varies depending on the data. Thus an asynchronous cyclic access such as
could be obtained from shift registers is required. The number of words re-
quired for storage of the picture will not exceed 800.
The part used for processing and storage of results must have quite different
capabilities. It must be able to do processing as well as search operations.
It also must have facilities for shifting the contents of the results register
up or down, and it must have a word-select ladder which allows selection of
multiple matches, one at a time. The organizational approach chosen for this
part of the picture processing application is 2a. The number of words required
is the same as for storage of the picture.
Hive Oata Acquisition
application, formerly called adaptive sampling, is that of using an asso-
ve processor as an on-line data collector and pre-processor for sensor
system-status-monitoring data. It is described in detail in Section II.
hy. the Associative Data Acquisition (ADA) system works as follows.
i data source is connected permanently to one word-of tbc associative
essor. During each cycle, the associative processor computes a figure
erit simultaneously for each source and performs search operations to
rmine which source has the most significant data. The output of the ADA
sm is this selected value. Thus, it can be seen that the data'acquisition
be made to match the communications channel.
capabilities required to accomplish this function are primarily of the
essing type. However, the need for occasional equality, inequality, and
imum (or minimum) searches is also anticipated. Also since the capability
uidling analog sensors is desired, a built-in analog-to-digital conversion
.•quired. Other possible useful features include the logic to determine the
t number of matches (number of 1's in the results register) and a word-
:t ladder to select multiple matches one at a time for readout.
organizational approach most suitable for this application is 2a. In most
s the number of words required would be less than 1000.
rol Functions in a.Multi-Processor System
application is also discussed in detail in Section II. In a multi-processor
;tr. which has multi-program and parallel processing capabilities, an
ciative memory is proposed to handle those functions such as assignments
sks to processors, assignment of memory to programs, etc. , which are
tally handled by an executive control program.
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An associative memory with search capabilities only can satisfy the require-
ments of this application. An all-parallel equality search capability of
approach 3 can probably be justified, and-.4ie number of words required would
be less than 1000.
Look-Aside Associative Memory
This application is described in Section.II. An associative memory is attached
to each processor in a multi-processor system and is used to store instruc-
tions and operands obtained from main memory in anticipation that they'may
be needed again soon. Results are also stored in the associative" memory
rather than in the main memory in anticipation that they may be required as
operands for future instructions. Each time an instruction or operand is
needed, a search is performed to see if it is in the associative memory before
accessing mam memory. Thus, the purpose of the look-aside associative
memory is to save accesses to main memory.
The, requirements of this application include an all-parallel equality search,
very high speed, and'fairly small size. No. processing operations are re-
quired. There is also no need for a bit-slice writing capability or for a word-
select ladder. Thus, organizational approach 3a is recommended.
Uthough the multi-access memory can be used to perform a number of differ-
•nt functions in a multi-processor system, none require processing operations
ind most require only the equality search. Also, the serial-by-bit mode of
iperatiou is suitable not only for the searching operation but also for reading
ind writing. The number of words required depends on the specific applica-
ion. If it is functioning only as a control memory", it would be small, if it is
ised for program and operand storage, it could be quite large. In either case .
irgamzational approach 2c would be used.
'mm of Products
n Task 1 of this study, the computational requirements of space exploration
/ere described in terms of a set of computation descriptors. The computa-
lon descriptor found to occur most frequently uas the sum of products. For
xample, the 'sum of products operation sho\ved-up frequently in data com-
•ressibn techniques, it was the major part of.the computation required to
enerate a picture from side-looking radar inputs, it occurs ,in'many picture
- vh . . i
recessing or pattern recognition algorithms and even occurs occasionally
n navigation and control type computations. Although this operation has not
e'en given a great deal of attention in this study,, a few comments about the
roblems encountered in performing it in an associative processor are in
rder.
Multi-Access Associative Memory
In Section II, a multi-access associative memory is proposed for use in a
multi-processor system. This memory can simultaneously satisfy the re-
quests of many users, although each obtains its requested word in a serial-
by-bit mode. This is accomplished by distributing the contents of the memory
serially to the many setS'Of access circuitry in a cyclic synchronous mode.
'irst,. there are two variations of the sum.of products operation to be con-
idered. In one case, the summation is over a regular'subset of words in
IB associative processor. A summation over all words or over every other
•ord are examples^ of regular subsets.,-~ln this case, an associative proces'spr
an handle the job'very well. First the multiplication is performed over the
elected subset of words, and then the summation is performed by a sequence
f adds where pairs of words in'the selected subset'are summed (all pairs
imultaneously),'then pairs of these sums are summed, eic. Thus, for n
•ords, a total of Iog2 n adds are req'uired. This is a fairly efficient; way of
erforming this variation of the sum of products,operation.
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The second variation of the sum of products operation is 0110 W|UTP an irregu-
lar subset of words is involved in the summation. While the multiplication
part of the computation can be done simultaneously over all words of the
selected subset, the summation presents a problem. Since the words to be
summed are stored in random locations, it is not possible to form sums of
pairs simultaneously tor all pairs as was done in the previous case. One
technique proposed for handling this.type of summation uses an external
accumulator and requires the capability of determining the exact number of
1's in the results register (Ref.' 7). The procedure is to search for 1's in
the least significant bit position of all words. The'number of 1's is then added
into the external parallel accumulator. The next step is to search for 1's in
the second bit position of all words, again determine the number of l's in the
results register, and add the number into the accumulator shifted one position
to the left with respect to the previous step. This procedure is continued
through the most significant bit, at which time the summation of all the num-
bers is contained in the accumulator.
It can be seen that the effectiveness of this technique depends on a fast way
of determining the number of I'a in the results register, The associative
processor suitable for this application is one strong in processing operations.
Organizational approach 2a is probably the best choice. It can be expected
that most requirements would be satisfied with an associative processor of
less than 1000 words.
ore the identity of all the desired quantities in an associative memory. As
ch quantity is received from the mass storage unit, it serves as the search
>rd in an equality search operation to determine if it is one of the desired
antities. This requirement can be met with a very simple associative
emory. The only operation needed is the ('quality search. Also, multiple
atches will never occur, and input/output consists only of initial loading,
ssuming that the quantities are received from the mass storage unit in a
.rallel-by-bit mode, an all-parallel equality search is desirable. Thus,
gamzational approach 3a is recommended. It is likely that 100 words
>uld be a sufficient size for such applications.
atnx Inversion
le requirement for matrix inversion was also found to occur occasional!)
space exploration. This problem is of the type lhat can take advantage of
e parallel processing capability of an associative processor. The Gauss-
>rdan method, which consists of simply diagonalizing the matrix by the
•ocess of elimination and generating the inverse by performing the same
'erations on an initially diagonahzed matrix, was the algorithm chosen.
le time required to perform this operation on an associative processor is
2
oportional to n , uhere n is the size of the matrix, while in » sequential2
•mputer the time is proportional to n .
Retrieval from a Large FiXe
Since ah associative memory's most significant capability is that of perform-
ing a parallel-by-word equality search, a purely information retrieval appli-
cation is postulated. Such a requirement might simply be that of selecting a
subset of quantities from a muss storage device for transmission ?o earth.
Assuming that the quantities are stored at random locations on the mass stor-
age device, a convenient way of obtaining all the quantities in one pass is to
le capabilities required to perform this computation are predominantly of
e processing type. Fioaung point capabilities would be usetul. which,
cording to the algorithm described in-Reference l, necessitate extensive
ifting operations. An occasional equality and inequality search are used
select the proper subset of word for the processing operations. Due to
e shifting requirement, organizational approach 5 is the best choice. If
e floating point capability was not required, approach 2a would be chosen.
2ie number of words required for this application is 2n .
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Applications that use similar procedures are the simplex method of linear
programming and integer linear programming problems. Although require-
ments for these computations were "it presently identified in space explora-
tion, they could occur in the future.
• In nearly evory case the associative memory required is one of
less than 1 , 000 words.
• While the requirements for none of the .ipplicanons can be com-
pletely satisfied with a read-only associative memory, there
are some situations where j read-only field could be utilized
Advanced Associative Processor
An associative processor with powerful processing capabilities as well as
all-parallel search capabilities would, of course, satisfy all the applications
described above. This general-purpose associative processor would best be
realized by approach 5, which has a complex cell and intercommunications
between cells. Organizational approach 4. with its ternary output from the
cell and a limited variability in the function performed by the cell is another
possibility. It does not have the processing capabilities of approach 5, but it
has the advantage that it can be mechanized with magnetic devices.
EVALUATION OF .APPLICATIONS
The applications for associative memories are summarized in Table l. The
only undefined notation in the table is concerned with size or capacity. A
memory of less than 1,000 words is considered small and designated wi th S,
from 1,000 to 10,000 words is considered medium and designated \\ith M;
large memories are designated with an L. The numbers in the ''Preferred
Organizational Approach1 ' column refer to definitions at the start of this sec-
tion. The following conclusions are drawn from the information in Table 1:
• Two organizational approaches stand out as being the most
useful for space problems. One of these is a bit-slice pro-
cessing approach with a serial adder per word (approach 2a)
which is useful where extensive processing is involved. The
other is capable of an all-parallel equality search (approaches
3 or 3a) and is useful for applications requiring mostly search-
ing.
Device recommendation will be made for four organizational
approaches - 2a, 2c, 3, and 5. Approach 3a is not included
individually since any device recommendations for approach 3
will hold for 3a also.
Table 1. Applications Summary
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SECTION IV
DEVICE EVALUATION
Many devices can be used to implement an associative memory cell. In some
organizational approaches, the cell requires both memory and logic functions,
\yhile for others only the memory funcuon is required. Some of the devices
potentially usable in an associative memory cell have become obsolete in re-
cent years due to advances in electronics and'the discovery of new and better
elements; others have been improved to the point where they are currently
being used in computer memories, still others are potentially very desirable
elements but cannot be used at this stage in their development due to unsolved
fabrication problems.
The purpose of this portion of the report is to select from among this group
of devices, a subset whose members r,re either usable in associative mem-
ories at the present time or are potentially usable in the future. This is a
difficult task for two reasons. First, many parameters can influence the
desirability of a particular component, second, each of the various associative
memory organizations places differing requirements'on the components.
Because of this, a component rating system was devised to facilitate the evalu-
ation of the components with regard t'c the requirements of the various mem-
ory organizations.
RATING SYSTEM
component parameters, is assigned to each memory organisation. The mag-
nitude of each weight depends on the importance of the corresponding para-
meter to the over-all functioning of an associative memory with this particular
organization. The sum of the products of the component merit values and
the associated weights for a particular memory organization is interpreted
as a figure of merit for this component when it is used in the particular
organization. The figures of merit for all of the components relative to
this particular organization can then be compared in order to select those
components with the highest figures of merit.
Some of the parameters, however, do not appear to properly fit into this
type of computation. These are the parameters that correspond to various
confidence levels, and it appears that they should be multiplied by the
figure of merit rather than being included in the sum of products computation.
The final computation then ia of the form
F = rr c (£ w v )
3 } i
whcrp the w, are weights corresponding to a particular-organization, the
v are parameter merit values for a given component, the c correspond
to confidence level figures, and F is the resulting figure of merit for the
component used in the particular memory organization,
The values of w. and v. range from 0 to 10 while the magn.tude of the
c range from 0 to 1. As a result, the maximum figure of merit for an
element is lOOn. where n is the number of relevant parameters.
The heart of the component rating system vs a set of Y4 component parameters,
each of which is related in some way to an important memory or logic char-
acteristic. In most cases the components can be given a merit value for each
of these parameters which is independent of the size and type of memory or-
ganization being considered. Similarly, a set of weights, one for each of the
COMPONENT PARAMETERS
The component parameters that have been selected are given in Table 2,
and .1 brief discussion of these parameters follows. The read power'is a
component parameter which in part determines the total power required
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Table 2. Component Merit Values
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ring a memory search operation. Similarly, the write power is a factor
it partially determines drive power required to write a bit slice. These
*rer figures also include any steady state power consumed by the memory
•nponents. The next parameter, the element read speed relates to the
•mory search speed while the write speed corresponds to the speed at
ich a bit slice can be written.
latility refers to the retention of information during a power failure. A
i-volatile storage element 'i.e. , one that retains information during a
iver failure or interruption! is given a large merit value for this parameter,
lie a volatile element is assigned a much smaller one. The size parameter
rtains to the size of the memory element as \\ell as any associated logic
it may be required by the memory cell.
adout of a selected word can always be done serially by means of external
ing logic. In most cases, however, it is desirable to read out the bits of a
ected word in parallel. The ability or relative ease of obtaining this
iracteristic gives a measure of the parallel word readout capability
rameter.
e reliability of an associative memory depends on several factors. First,
•re is the intrinsic reliability or failure rate of the memory element
elf. Another reliability factor is the result of the requirement for inter-
•ment connections. If these connections ca,n be made by means of threading
itinuous wires such as in the case of memory cores, the connections are
remely reliable. However, if separate soldered or welded connections
ist be made, as in the case of either integrated or discrete semiconductor
•ments, the over-all memory reliability is reduced due to the failure rate
these interelement connections. The amount and type of external drive
i sense circuitry required by the element is also a factor in determining
• over-all memory reliability. All of these factors are considered in
signing a merit value to the reliability parameter.
12017-PRl
12017-FR1
- 75 -
- 76 -
Certain types of-memory elements will retain the stored information only for
a finite length of time, after which it must o'e read out and rewritten into the
element. Tins must be done periodically, and during this operation the
memory cannot be used'for searching and other associative memory functions.
Thus, the over-all speed of the -memory is compromised, and the restriction
could be quite severe in high-speed, real-time applications. This, charac-
teristic of a memory element is measured by the regeneration requirement
parameter. A merit value of 10 implies that regeneration is not required,
while a low value indicates that the memory information must be regenerated
frequently.
The cost per bit of the memory is a factor that-partially depends on the memory
size since it includes not only the cost of the memory element but also the
prorated cost of the input and output electronics. -Thus, the values assigned
to this parameter should correspond to the cost for a typical memory of a
given type. The output signal level parameter is important Tor several reasons.
It determines the complexity, size and power consumption of the sense
electronics. In memories in whicii local logic is performed, it can also
have an effect on the reliability of the logic operations and the ease with which
they can be performed. A merit value of 10 on this parameter implies that
the amplitude of the output of a cell is sufficient to drive another cell within
the same word line.
The capability of the memory to perform non-destructive read out (NDRO)
operations is required for certain of the organizations. In these cases, the
parameter relating to this capability is then omitted from the tabulation since
all of the elements considered in these cases must Have this capability and
it is either a full valued or a non-existant quantity. In other memory organ-
izations., either NDRO or DRO (destructive read out) operation is feasible.
In these cases, the capability of NDRO operation increases the speed of
searches and other operations. Thus, for those elements with the NDRO
capability, a larger weight on the speed parameter can be used, whereas a
lower weight must be used for those elements that can be operated only in
the DRO mode.
The last two parameters represent confidence factors. The first of these is
i parameter that expresses the relative confidence that the device w i l l bo
realized to the'extent that it is usable as a memory element in an associative
•nemory cell. The second one is an expression of the confidence that it
:an be used to perform the'logic function required of the'associative memory
:ell. If these capabilities are presently available, a confidence level of 1
is assumed. If there is no possibility of the capability being realised, a
confidence level of 0 is used. Figures in between 0 and 1 are used to express
varying degrees of confidence in the capability.
ICE RATINGS
The devices have been divided into two groups, one for those that are usable
Dnly in cyclic.access memories and the other for all of the remaining devices.
The first group is rated for organizational approach 2c while the second group
jf devices is rated for approaches 2a. 3, and 5. These are the four organiza-
tional approaches that appear to be the most useful in the applications considered
in this study. -All 'he devices considered are-described In.detail in Reference 1.
The component merit values for the two groups are given in Tables 2 and 3.
Although most of the entries in these tables are self explanatory, a few of
them require a brief comment.
Two types of plated wire memories are listed. The first is the conventional
:ype wi th sense amplifiers and drivers on each word .line. The second type'-
smploys a closed circuit word line (plated wire) which if successful, would
permit direct storage of the results of a search in another cell (oh the same
wire) without the-need for sense amplifiers or word drivers. Although this
method of operation would provide many advantages in terms of lower cost:
Phis work is sponsored by the U.S. Army Electronics Command, Fort .
Monmouth, New Jersey umlrr i-ontract DA 28-043 AMC - 01305 (E)
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wer power, and higher reliability, particularly in large memories, the
chniques have not been proven and it is therefore given a low confidence
vel (Table 2).
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le figures given for field-effect and thin-film transistor circuits have been
•vised to include recently reported work on complementary symmetry
rcuit=-(Ref. 8). The use of this type of circuitry results in a much higher
>eed/power ratio than could otherwise be obtained. Reported speeds
>taineii by the use of this technique are within a factor of 1/2 to 1/3 of those
itainable from bipolar integrated circuits.
le figures for the cryotron include those for the refrigeratoi, For the
emory size assumed (1000 words, 50 bits), most of the cost, size, and
wer consumption are due to the refrigerator. Thus the resulting figures
) not compare as favorably with those for the other components as they
Duld for a larger memory size.
le figures for the ferroelectrics and the ferrotron are based on the use of
•w materials which have memory parameters that are much improved over
ose previously available. The capability of batch fabricating large memories
om these new materials has not been proven, however, winch resulted in
.•latively low confidence levels.
IES OF MERIT
he figures of merit for the four organizational approaches that were selected
-e given in Tables 4 through 7. The weights, individual products, and sums
products along with the final figures of merit are shown in Tables 8
rough 11.
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Table 4. Figures of Merit for Approach 2j,
Component
Plated Wire (WSA)
Plated Wire (WOSA)
Planar Thin Film
Bipolar Integrated Circuits
Field Effect Integ. Circuits
Tunnel Diodes
Thin Film Transistor Circuits
Cryotrons
Ferroelectrics
Ferrotrbn
Diode -Capacitor
Ferrite Sheet
Biax
£ w. v.
370
404
371
311
314
296
322
335
324
262
196
345
•325
Figure of Merit
370
81
371
311
314
296
161
6"
272
136
196
314
325
Table 5. Figures of Merit For Approach 3.
Component
Plated Wire (WSA)
Plated Wire <\VOSA>
Planar Thin Film
Biplar Integrated Circuits
Field Effec^ Integ. Circuits
Thin Film Transistor Circuits
Cryotrons
Ferroelectrics
Ferrotron
£ w. v,
329
388
326
304
320
330
354
310
282
Figure of Merit
99
39
33
304
320
165
71
46
42
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Table 6. Figures of Merit For Approach 5
Component
Bipolar Integrated Circuits
Field Effect Integ. Circuits
Thin Film Transistor Circuits
Cyrotrons
WiVi
393
405
413
400
Figure-of Merit
393
405
207
82
Table 7. Figures of Merit For Approach 2c
Component
Biplar Integ. Crt. Shift
Register
Field-Effect Integ. Crt.
Shift Register
Magnetostrictive Delay
Line
• Glass Delay Line
Strain \Vave (Electro Acoustic)
Strain Wave (Magneto Acoustic),
Thin Film Magnetic Shift
Register
rw t v t
319
400
312
386
442
418
341
Figure of Merit
319
400
312
386
221
293
341
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Weight
Plated Wire (WAS)(1)
Plated Wire (WOSA)(2)
Planar Thin Film
Bipolar Integrated
Circuits
Field Effect Inte-
grated Circuits
Tunnel Diodes
Thin Film Transib-
tor Circuits
Cryotrons (3)
Ferroelec tries
Ferrotron
Diode- Capac itor
Ferrite Sheet
Biax
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Tnble 10. Component Merit Values for -Approach 5
N^ Component
>^
^vN\
Parameter >v
• >v
N^
A. Read (or. Shift) Power
B. Write Power
C. Read Speed
U. . ".'rite Speed
,E. Volatility
F. Size
G. Capability of Word
Slice Rea'dout
H. Reliability
J. Data Regeneration
Requirement
K. Cost (per Cell)
L. Output Signal Level
M. NDRO Capability
X. Production Confidence
Level
P. Logic Capability
Confidence Level
Total without confidence
level factors included
Final figure, of merit
i)
'3
5
5
5
6
6
2
3
7
8
8
3
7
Y
•3
ll
at
j:
if
e. t.
£3
20
10
48
48
0
12
70
32
80
3
70
Y
1.0
1.0
393
393
a
c: £
~'3
0 «
fa
33
a a
'— ac
30
10
42
36
0
18
70
40
80
9
70
Y
1.0
1.0
405
405
•f.
c
3
.^
||
c5
JC i
30
10
42
36
0
18
70
48
80
a
70
Y
0.7
1.0
413
207
n
2
o
u
O
£•
O
10
10
36
36
20
6
70
56
80
15
70
Y
0.2
1.0
409
82
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Orgamzational approach 2a does not require devices capable of NDRO
operation. Therefore all components which have this capability (indicated
in Table 8 by a Y) use a speed weight of 9, while those that do not have
this capability (indicated by an N) use a speed weight of 7. Although, in
the diode-capacitor (Dicap) memory, information is not completely
destroyed upon interrogation, it does have to be rewritten frequently in
order to prevent eventual loss. For this reason a speed weight of 7 was
used for this device.
The highest rated components for approach 2a are plated wire and planar
thin magnetic film devices ITable 4), Integrated circuits, the ferrite
sheet memory, and biax elements run a fairly close second. The biax
memory will probably not remain competitive much longer, since the
parameters of the other devices are improving rapidly as new production
techniques are developed. If the research and development problems
associated with the cryotron and ferroelectric devices can be solved such
that their confidence levels can be increased to 1, 0. they would also lit
into this second highest rated category.
The integrated circuit devices have the largest figure of merit for organ-
izational appioach 3 iTabie 5). Most of the other components however have
high ratings before the confidence levels are applied. Plated wire requires
only a demonstration of signal cancellation logic capability to be highly
rated. Attainment cf this capability is doubtful ;n the case of planar mag-
netic films, The ability to produce workable cryotrons and thin-film
transistor Circuits on a large scale is the only factor holding the figure
of merit down for these elements. The ferroelectrics and the ferrotron
require an enhancement of both the production confidence level and the logic
capability confidence levsl before they can be seriously considered for this
approach.
Only the semiconductor type devices and the cryotron can be considered for
approach 5 (Table 6). Before the confidence levels are taken into account,
their figures of merit are all approximately equal. The same comments
apply to the thin film transistor circuits and the cryotron as in the previous
approach.
An entirely different class of components was considered for approach 2c,
although some of them employ similar basic elements such as semiconductors
or magnetic devices. The strain wave and the field-effect integrated circuit
shift register devices have the largest figures of merit before the confidence
level factors are applied and the field-effect device is on top after they are
applied (Table 7). Considerable developmental effort is required on the strain
wave devices before they can be considered for use in memory systems.
BLEM AREAS _
Some of the devices previously discussed require further development effort
in order to prove feasibility or to determine logic capability. Other devices,
even though they already have large figures of merit, require additional effort"
to correct certain deficiencies in their characteristics. All of these problem
areas are discussed in the following paragraphs.
Thin Magnetic Film Memories
Thin magnetic films of both the planar and the cylindrical (plated wire) con-
figuration can be used as components of an associative memory cell. A
problem that is common to both configurations concerns the non-destructive
readout capability. Thin magnetic film memories are read by rotating the
magnetization of the film, by means of a transverse magnetic field, toward
the hard direction axis. The drive field magnitude must be such that the
magnetization does not rotate the full 90 degrees, for if it does the information
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stored in the memory will be destroyed since the magnetization vectors will
split, half of them returning to one "of the easy directions and half to the other
easy direction. In an ideal thin magnetic film, the magnetization could be
rotated almost 90 degrees, and. when the drive field is released, the
magnetization would return to whichever easy direction it was originally
oriented. In practical films, however, when the magnetization is rotated be-
yond a certain point, portions of the film return to the opposite direction when
the drive field is removed. Thus,, for non-destructive readout, the magnitude
of the drive field which can be employed is limited, and as a result the output
voltage on the sense line is also limited. Recently; coupled films 'consisting
of two magnetic layers separated by a thin non-magnetic intermediate
metallic layer have been investigated and they appear to be capable of XDRO
operation with much larger transverse drive fields than is permissible with
conventional single layer films. One of the two films in the sandwich has a
low coercive force while the second film has a high coercive force. Additional
research in this area is desirable to improve the NJ-inQ capability of thin
magnetic films, thereby facilitating their use in those associative memory
approaches which need this 'capability.
Cylindrical magnetic films (plated wire memories) can be made much thicker
than those in the planar configuration because of the closed-flux nature of
plated wire. This results in larger output voltages for the plated \\ire, which
in turn increases the confidence in a signal cancellation logic capability.
Several problems, however, still remain with plated wire. First, present
wire sizes require larger drive currents than do planar films. This is a
particularly severe problem in those types of associative memories where
many drivers must be turned on simultaneously. Additional research to find
methods of reducing these currents is essential. If they can be reduced
sufficiently, integrated circuit drivers could be used which would in turn lower
the cost, increase the reliability, and decrease the size of the memory.
Another problem that has been observed is the aging effect. After plated
wire has been stored for a period of time, the characteristics sometimes
differ from those measured immediately after plating. Additional-research
is required to eliminate this effect.
isibility of performing signal cancellation logic should also be sludied.
: of film uniformity, methods of standardizing drive currents, noise
ms. and unusual circuit techniques should be considered in this study
m.
r Integrated Circuits
seen shown that integrated circuits employing bipolar transistors can be
> mechanize quite complicated associative mrmory cells. The two
>al problems encountered in the use of bipolar integrated circuits in an
itive memory consist of (1) the large amount of power required and
potential reliability problem due to the necessity of interconnecting
-ated circuit chips. The power consumption problem may be alleviated
use of pulse logic whereever possible, along with the use of circuits
itely employing PNP and NPN transistors. The circuits might be
ed in such a way that only the storage device or flip-flop is conducting
iable current except when the cell is being read into, read out of,
articipating in a logic operation. By means of these techniques, it
be possible to considerably reduce the average power consumption.
oblem of interconnecting integrated circuit chips lias received con-
Die attention. First of all, the necessity of making these interconnec-
an be alleviated to some extent by making the chips larger and larger,
rse, the yield of operable circuits is the limiting factor in this approach,
be possible to increase the yield presently nohicved with larger chips^
ins of research by the semiconductor manufacturer. The second
1 is increasing the reliability of large integrated circuit arrays, and
it has been studied at Honeywell, both under company funds and under
•y contract funding, consists of making the interconnections by means
"=cular bonds which eliminate intermetallic interfaces. These inter- -
ire the most probable cause of interconnection failures.
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Field Effect Integrated Circuits
Metal oxide semiconductor (MOS) field effect integrated circuits are subject to
the same problems as bipolar integrated circuits and in addition they have
the problem of a somewhat lower maximum operating speed. The relatively
low limit on the maximum drain current in conjunction with the transistor
and interconnecting lead capacity is the principal factor limiting the circuit
speed. Device cutoff speeds are no longer an important factor. This problem
can be alleviated by the use of complementary symmetry switching circuits
which decrease the capacitive charge and discharge times. Industry efforts
appear to be concentrated in this area, and recently published results (Ref. 6)
indicate that Hplay times for MOS complementary s>mmetry memory cells
are no more than 2 to 3 times those obtainable with conventional bipolar
integrated circuits.
C ryot rons
The cryotron is a potentially ideal element for large associative memories
of a size such that the power and size penalty which must be paid for the
necessity of including a refrigerator can be divided among a large number
of memory cells. The cells themselves should be inexpensive in large
quantities because they are batch fabricated. Unfortunately, it has not
been possible to construct large cryotron arrays due to a number of manufac-
turing problems. Some of these problems have been overcome, but many
of them still remain, and there is some doubt that they will ever be satis-
factorily solved.
Kcrroelectrics
The ferroelectric and ferrotron devices require materials, fabrication, and
circuit studies. Several new ferroelectric materials are presently being
investigated, and they appear quite promising. The ferroelectric elements
are low-power devices, but methods must be developed for batch fabricating
thin, small-area devices before these power levels can be achieved. Methods
of performing logic must also be investigated.
Speed is the principal problem of the ferrotron. The speeds of presently
usable photoconductors are two or three orders of magnitude below what
is required for most associative memory applications. A potential
advantage of the ferrotron is its optical input capability.
Ferroelectric materials might also be considered as emergency storage
elements within an integrated circuit memory cell, as suggested in Hcference 1.
Ferroelectrics are much better than any other non-volatile device for this
application since their drive requirements and output voltages most nearly
match the corresponding characteristics of semiconductors. In this application
the ferroelectric is set by the integrated circuit as soon as incipient power
failure is sensed. When power is restored all data is automatically t rans-
terred back into tne" flip-flops.
RECOMMENDED AREAS FOR FURTHER DEVELOPMENT
Of the devices described above a number have been selected as the most
fruitful for research projects for the following reasons'
• The devices have a high figure of merit in one or more of the
approaches or would have if the problems involved can be solved.
• The problem areas do not appear to be receiving sufficient attention
in industry at the present time.
• The problem areas appear to be capable of solution with
reasonable effort.
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The suggested research projects for each of the selected devices are:
(1) Planar Magnetic Thin Film -- Investigate use of coupled films
to improve NDRO Capability.
(2) Plated Wire —
(a) Same as for planar films •
(b) Use of smaller wire to reduce drive current requirements
(c) Solution of aging problems
(d) Investigate techniques for performing logic with plated wire.
(3) Bipolar Integrated Circuits --
(a) Investigate methods of improving speed power ratio by the
use of techniques such as pulse logic employing alternate
NPN and PNP stages and complementary symmetry flip-
flops.
(b) Study methods of making integrated circuit memory cells
non-volatile by the use of ferroelectric materials.
(ci Investigate more reliable methods of interconnecting
integrated circuit chips,
A number of other devices which had high figures of merit for one or more
of the organizational approaches, but were excluded either because they
are presently receiving a lot of attention or because the amount of research
required to solve the problems may be unreasonable are listed below.' In
some cases emphasis on a particular characteristic could make research
programs on one of these devices justifiable. The suggested area of
research in each case is also listed.
Thin-film transistors -- Materials and fabrication research
is required.
Field effect integrated circuits -- Research should be
aimed at increasing the speed.
Strain w?«e -- Materials and fabrication studies are required.
Ferroelectric devices -- Research on materials and batch
fabrication techniques is needed.
Ferrotron -- Materials studies and research aimed at increasing
the speed are required. A requirement for optical input could
make this device more desirable than,its figures of merit .would
indicate.
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SECT1ON V
CONCLUSIONS AND RECOMMENDATIONS
CONCLUSIONS
Probably the most significant single conclusion drawn from this work is that
associative memories and associative processors will be important additions
to the computer system on space vehicles.
Two applications in particular help justify :his conclusion. One of these is
concerned with the colle'ction of data of both the scientific and system status
types. The associative processor proposed for this application functions both
as a data compressor and as a readily programmable' multiplexer. The
search capabilities' are used to select a subset of sensors for a given situation
and the processing capabilities allow an approach to data compression in which
the outputs of all sensors are examined jointly to determine which has the
most significant information.
The advantages of this approach to data collection can be summarized as
follows:
• The most pertinent data is selected each sampling cycle.
' • The, data gathering rate can be matched to the current rate of
the communications channel.
• • The associative memory also provides adaptive selection of
sensors.
• Associations between sensors can readily.be made by assigning
special bits over which searches can be performed. This would
allow the acquisition of data from ,a group of sensors whenever
one of them, for instance, is found to have pertinent data.
it is concluded that an associative processor can provide a valuable
iility in this data' acquisition, data compression problem area.
3ther application area where associative memories are expected to make
ru fie ant contribution is in multi-processor systems. It has been shown
he control function in a flexible and expandable multi-processor is of
:ient complexity that hardware approaches should be considered. Func-
such as task assignment and memory allocation involve table lookup
itions of such a type that associative storage of the table provides major
itages. In addition, an associative multi-access memory in which words
ccessed serially eliminates the central switch normally used in multi;"
;ssors. A multi-processor using the distributed version of this_memory^T
ich the access circuitry is distributed throughout the memory array,
ome interesting characteristics. It has reliability advantages since the
ary and switch functions are reduced to a single'cellular array in which
•es should affect only a single word of memory or a single processor,
readily expandable since the connections between processors and the
jry switch array are-the same regardless of the number of words of
3ry. It also provides a possible advantage in parallel processing since
;rial processors operate one bit time out of synchronism with one another.
jther applications studied, while not as attractive as the first two, are
re processing and incremental computations. Picture processing was
tigated by picking a particular cloud processing problem in which the
er of clouds in the binary representation of the picture and the number
in each cloud was desired. An attempt to apply tuo-directional search
nhties (searching over both rows, or columns of bits) to this problem
nsuccessful. A bit slice processing mode.of .operation, where a word ,-.
Jociative 'processor was provided for each row of the picture, turned'
' be the most reasonable approai-h. The parallel processing capabilities
associative processor provide rxtreme flexibility since a scratchpad
>n of each word can serve as a counter and as an adder and can be
hed as well. In general, it is concluded that associative processors
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can be applied effectively to picture processing type problems. However,
due to the somewhat special nature of the specific problem examined, no other
conclusions can be drawn.
The final application investigated was that of doing incremental computations
in an associative processor, in which each word serves as an integrator.
Probably the most significant advanU6c that the associative capabilities pro-
vide is the flexibility in interconnecting these integrators. The plugboard
usually required in such systems is eliminated by performing searches on
special fields of each word. An interesting observation concerning the re-
quirements for incremental computations is that they occur primarily during
the landing phase. The significance of this fact is that an associative processor,
justified mainly for some other function, could handle'this requirement during
its relatively short duration and thus eliminate the special-purpose hardware
which would normally be furnished.
Other conclusions that can b'e-drawn from this study are in the area of mecha-
nization of associative memories for space applications. In addition to the
four applications summarized above, several others were considered in less
detail, and the associative memory organizational approaches suitable for
each were specified. From this exercise, it.became clear that two approaches
stand out. One of these, which was named approach 2a in Task 2, has no
logic distributed throughout the memory array, has a bit slice writing capa-
bility, and has an external serial adder per word. The other, called approach 3,
has distributed logic to the extent that an all-parallel equality search can be
performed. Two other approaches, although of. less importance than the first
two, were also required for one. or more of the applications considered.
These are" approach 2c.and approach 5. The main features of 2c are that it
has no distributed logic and allows cyclic access to a bit slice, rather than
random access as in all the other approaches. Approach 5 is a powerful
associative processor with complex intercommunicating cells.
e evaluation of devices for each of these approaches is described in detail
Section IV. Planar magnetic thin films, plated wire. ,and bipolar inte-
ited circuits are devices at which specific development recommendations
; aimed.
(MENDATIONS
a result of the associative memory application investigations and mecha-
ation evaluations performed on this study, a number of areas in need of
ther effort were identified. These are described below:
• It is recommended that the adaptive data acquisition application
be given further attention. The system design and simulation
of an associative adaptive da^a acquisition system should be
performed to determine those functions it can perform and its
effectiveness on each.' It is also recommended that the devel-
opment of an associative processor of the type suitable for this
application be initiated.
• The feasibility of a multi-access associative memory should
be given more study. System design of a multi-processor sys-
tem using such a memory should also be carried out. The
specific control and memory functions to be performed by the
multi-access memory should be defined.
• Since organizational approach 2a and 3 are the most frequently
used in space applications it is recommended that mechaniza-
tion efforts be directed at their requirements.
• Recommended research and development programs aimed at
the improvement of devices for use in associative memories
are as follows;
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(a) Planar Magnetic Thin Films - Investigate coupled films
(b) Plated Wire
(1) Investigate coupled films
(2) Investigate the use of smaller wire to reduce
drive current requirements
(3) Find solution to the aging problem
(4) Investigate techniques for performing logic
with plated wire
(c) Bipolar Integrated Circuits
(1) Investigate methods of improving the speed power
ratio by the use of techniques such as pulse logic
employing alternate NPN and PNP stages and
complementary symmetry flip-flops.
(2) Study methods of making integrated circuit mem-
ory cells non-volatile by the use of ferroelectric
materials
(3) Investigate more reliable methods of intercon-
necting integrated circuit chips.
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APPENDIX A
INTERPOLATOR AND PREDICTOR ALGORITHMS
APPENDIX A
INTERPOLATOR AND PREDICTOR ALGORITHMS
The operation of corridor-type interpolator algorithms will be illustrated for
the case of zero-order and first-order interpolators, for a single data source
monitoring a physical variable y(t). A description of several predictor
algorithms then concludes this appendix. References 2 and 9 are recommended
for additional information.
THE ZERO-ORDER INTERPOLATOR ALGORITHM
• In the zero-order interpolator algorithm (ZOI in-the system of mnemonics
of Reference 2), the first sample y(t.) received after a data point >'"<!.) has
been transmitted is taken as the "anchor point" for the ensuing sequence of
data points. (The * symbol here signifies that y*(t.) is .generally not a real
data sample, but a computed value.) Assuming that the tolerance e has been
assigned to this data source, a "corridor upper bound" u( t . ) is taken as y(t.)
+ e and a "corridor lower bound" t(t.) is taken as y(t.) - e. When y(t_) is
acquired, u(t.) and t(t .) are compared with y(tg). There are five possible cases:
(a) y(t2) < t(t1) - e
' (b) t(t t) - c s y(t2)< ydj).
<c) y(t2) = y(tj). t . (A.I)
(e) u(t2) + e < y(t2).
12017-FR1
1 In a digital comparison, this case has an appreciable probability of
occurrence.
12017-FR1
- A2 -
- A3 -
These possible cases are illustrated in Figure A - l . !>!<«<• f l t . i l in.ses (b) and
(d) may include a new data point which falls either witlun or outside the corridor.
The corridor specifies, at any given time, the range of possible positions of
the line segment which finally will be chosen to represent the sequence of data
now being acquired, there is not a direct specification that all subsequent data
points of the sequence must fall within the corridor or else the sequence will
terminate. (Such a specification is made here only in the case of the "ordinary
fan" algorithm, considered in the next subsection). The action taken in each
case is as follows:
(a) Transmit y(t.). Begin a new sequence with y(t0) as anchor point. N
(b) Continue sequence. u(t2> •= y(t2> + e, t(t2> = K t j ) .
(c) Continue sequence. uU2> = u(tj) , t(t0) = t( t j) .
(d) Continue sequence. u(t,) = ul t j ) , (.(tj) = y f t g ) -e.
(e) Transmit y(t.). Begin a new sequence with yU2) as anchor point. I
Initially, u t t j ) - r = > j(t) = t ( t . ) + e, that is, u(t ) - t ( t . ) = 2e. Af ter a point
y(t. ) ^ y( t . ) has been sampled, the difference u( t . ) - t(t. ) becomes and remains
K 1 R K
less than 2e; it may be seen that this difference is a monotomc non-increasing
function of t. The general situation after k pieces of data have been sampled
is like that for k = 1, except that case (c) must be defined more generally as
meaning that y(t. .) falls-within e of both u(t. ) and t(t. ). The value to be trans-
K'r" 1 K K
milted, when that is necessary, is chosen as the midway point between t(t. )
(a) BEGINNING OF SEQUENCE
/ K*«o' — cl POSSIBLE CASES FOR^T t,\ POSITION OF ,(tj)
=a
> REAL DATA POINT
I COMPUTED DATA
1
 POINT
(A. 2)
and u(tk), that is:
m(tk) =
u(tk) t(tk) (A. 3)
(b) COMPLETE SEQUENCE
CASE, d c b b c
.- INITIAL CORRIDOR WIDTH • 2 ^.-ANCHOR POINT FOR NEW
** SEQUENCE
0 REAL DATA POINT
O COMPUTED DATA
POINT
SEQUENCE OF DATA POINTS REPRESENTED BY - :
 7I
y* »0), 1- U ,) ARE TRANSMITTED
Figure Al. Operation of ZOI Algorithm
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The possible cases arc:
< a> -vVi ) < t (V- e
(b) t(tk) - e sy( t k + 1 )<u(t k ) - e
(c) "<tk) - e « y(tk+1) s t(tk)<+e . (A. 4)
(e) u(tk) + c < y<tk+1K
The action taken in each case is as follows:
(a) Transmit m(tk>. Begin a new sequence with y(tk+j) as anchor point.
(b) Continue sequence. u(tk+J) = y(tk+j) + e, t<tk+1> ° t'lk>
(c) Continue sequence, "(tjj+j) = utlk)' *'rk+l' = *'*k' (A. 5)
(d) Continue sequence. "ttk+1) = u(tk>. t(tk+l> = y(tM
(e) Transmit m(t.). Begin a new sequence wi th .v(tk+j) as anchor point.j
Tiaure A - K b ) illustrates the behavior of this algorithm for a few samples,
comprising somewhat more than one sequence. Observe that the "computed
vales" yg(t0) has now been identified as m(t0), corresponding to a preceding
sequence of data such that y(t.) was the first point to fall in case (a) or case (e).
ST-ORDER INTERPOLATOR ALGORITHMS
•st-order polynomial interpolator may be defim-il in un analogous manner.
:ver, there is more than one possible first-order interpolator algorithm,
nding on the choice of parameters to determine a straight-line segment,
all first-order interpolators can be implemented as memory-saving corridor-
algorithms similar to the one just described. One discussed'here is called
'first-order interpolator joined line segment" (mnemonic FOIJON). Unlike
IOI algorithm, the FOIJON algorithm takes the last data value ya(t0) trans-
»d as the anchor point for a new sequence; yu(tg) also defines the end-point
e preceding line segment. u(tj) is now no longer a horizontal line dcter-
•d by a constant, rather, it is a sloping line determined initially by the
irement that it pass through yv(tp) and y(t1> •*• c. t(t,) is likewise specified as
sloping line passing through y(t-) and yd^ - e. Let oil.) be the slope of u(t. )
stermined by the algorithm at time tk; likewise 0(tk> is the slope of Ktj.)
Hermined by the algorithm at time t ; likewise 3(t,,) Is the slope of t( t . ) at
. k «* •*
tk. Then
y(t,) +• e = yHtQ) - t -o f t j ) (tj - t-Q)
j) - e = y.-(t0) - tQ)
ing these for od j ) and 3(tj), .
y( t , ) + e - >•'•"(tn)/. \ _ 1 U
3d.) .y(t t) -
(A. 6)
t - t1
) (A. 7)
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The extrapolated corridor limit values of y(t) at time t.
 +J, corn-spending
to y(t) lying on u(tk> and on t(tk) respectively, are given by:
-V
' V
(A.8)
The notations u(t. ) and t(tk> do not denote fixed values in the discussion of this
section, although they did in the preceding section for each value of k. The
fixed values are y ^' E1ujation (A. 8) is easily seen to hold
•for k •= 1. The notation' t(tk) - e. 't(tk> + e similarly denote sloping lines parallel
to t(t. ), and so forth. No comparison is done for y(t.). When y(t0) is acquired,K ' ~ 1 - ' ^ *•
there are again five possible cases:
(a) y(t2) is below t( t j ) - e, that is,
(b) yt(t2) - € * y(t2) <-yt(t,) + e
(c) yt(t2) + e* y(t2) s yu(t2) - e
(d) y u ( t 2 ) - e < y ( t , ) s y u ( t 2 ) + e
( e ) y ( J )
(A. 9)
y(t2).
These possible cases are illustrated in Figure A-2(a), As before, cases (b)
and (d) may include a new data point falling within or outside the corridor. The
action taken in each case is as follows:
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(a) Transmit y(t. ). Begin a new sequence with y ( t j ) as anchor point.
(b) Continue sequence. o(t2> is"~now determined so that u(t,) passes
y(t,) + e - y*(t )
through y ( t_> + e, that is, <»(t,) =
* *
need to be changed, so (3(t~) = (i(tj).
. t(t. ) "does not
(c) Continue sequence. Both u(t.) and t(t ) need to be changed, so o(t,) (A.10)
and 3(t2) are determined so that u(t_) passes through y(t,) + F, and
Iu9) pusses through y(t2> - e; that is,
corridor width is small, a different situation.is possible in_which y(tk + j)
e within f of u(t.) and lUk> instead of farther than e from either.
B A-2(b) illustrates this situation. Thus, a new data point in the middle
corridor may mean that both u(t) and t(t) have to be changed, or that
r of them do; the first possibility has already been labeled case (c), so
cond is called case (c'). The value to be transmitted, when that is
sary, is chosen as y (t.) where m(tk> is the line halfway between the lines
ind t(tk); that is
o(t2)
y ( t ) + e - y » ( t )
an,d (3(t2)
- e - y=<tn>
(d) Continue sequence. u(tj) does not need to be changed, so.-,(t9) = »(t.).
oft , ) is now determined so that t(t2> passes through y(t9) - e, that is
y(t2) - f - y*(t0)
o(t.) =
(e) Transmit y(t.). Begin a new sequence \\ith y(t . ) as anchor point.
The general situation is more complicated for the FOIJON algorithm than for
the ZOI algorithm, in that at time t, . the corridor width y ( t , . , ) - y.t^+i)
may be either greater or less than 2c, since u(t .) and td^) are always divergent
from each other. As k increases, this width cannot exceed 2c by much, and it
may become less than 2c but it can still exceed 2f by a small amount even for
k-fairly large. The situation in this event is still basically that of Figure A-l(a);
although the angle between u(t. ) and t(t. ) will be very small compared to that
between u ( t j ) and t(tj).
ossible cases are:
->
* ej
event that y(tk+1) = yt<lk+1' + «' = y
:ompute the slope of t(t) or u(t). until
ale situation is assigned to case (c').
- v <A.U)
yu(tk+l> -
(A. 12)
"
 & there
 yould be no need
was
 received.- 'Hence, this
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The action taken in each case is as follows:
(a) Transmit ym<tk>. Begin a new sequence with ym(tk) as anchor point.
(b) Continue sequence. <><tk+1> is now determined so that u(»k+1) passes
y(tk+.) + e - y'<t0)
through y(tk+J) + £. that is, <»(tk+1) j r^ • t(V does
not need to be changed, so 3d.,,,) = 0(O-KT*I i
(c) Continue sequence. Both u(tk> and t(tk> need to be changed, so "»(tk+1>
and 0(tk+1) are determined so that "(tk+1) passes through y<tk + 1> + e,
and t(tk+1) passes through y(tk+1> - E, that is, o(*k+1) =
vtt. ..) + e - v"(t«) y(t, .,) - e - y*(tn)
a n d U d . . . ) -k+l . This case can
occur only if yu(«k+1> - yt<*k+1) * 2«-
(c') Continue sequence. Neither u(tk> nor t(tfc) need to be changed, so , (A. 13)
a(tk+1) = aUk) and d(tk+1) = ^(tk>. This vase can occur only if
(d) Continue sequence. u(tj{) does not need to be changed, soo(tk+1> =
«(tk). 3<t. ) is now determined so that <-Uk+1) passes through y(*k+1) - €•
y ( t + ) - c - y>(t)
(e) Transmit y (t. ). Begin a ne« sequence with ym(tk) anchor point.
Figure A-2(c) illustrates the behavior of this algorithm for a few samples,
comprising somewhat more than one sequence. Observe that the "computed
value" y*(t0) has now been identified as ym'to'' corresponding to a preceding
sequence of data such that y ( t _ j ) was the first point to fall in case (a) or (e).
[JON algorithm is economical because it requires only one new data
define each new line segment (after the first segment, of course). It
awever, have the property -- as does the ZOI algorithm also -- that"
a points do not normally get sent as part of the broken-line-segment curve
the real data. The incorporation of an occasional real data point in
smitted data improves the fidelity of reconstruction, moreover, back-and-
ershoot or "oscillation" of the fitted luie about the real data is possible
af the line segments terminate in real data points. A modified f i rs t -
rterpolator which does incorporate real data points is the "first-order
ator disjoined line segment" (mnemonic FOIDIS). This algorithm
A-3) differs from the FOIJON algorithm only in that the transmitted end
a preceding line segment, y_(ti,), is no longer the anchor point for them K "
5 segment, rather y(tk+1> is chosen as this anchor point. Although the
algorithm incurs the immediate disadvantage that twice as much data
HO separate points) must be transmitted to define each line segment,
ncal performance was nevertheless found to be excellent by *he authors
•ence 2, the choice of a real data point as an anchor point seemed to de-
he tendency of the algorithm to oscillate, to the point where sequences
d generally more than twice as long as with the FOIJON algorithm "under
nditions". In fact , the FOIDIS algorithm was by implication the first
Jtogether in 'he evaluation of Reference 2, it may as well be used in
studies of the type under consideration here, since it can be programmed
ssociative processor as readily as can the FOIJON or ZOI algorithms,
:r first-order interpolator discussed in Reference 2, the "four degree
om" interpolator (mnemonic FOI4DG), is not particularly suitable for
ive processor implementation. The reason is that this algorithm (Figure
quires the retention of all of the data points of a sequence until the
e is complete, which means that the memory allocation for each word in
•ciative processor must be "open-ended" - that is, the computer would
low at the beginning of a sequence exactly how many data fields of storage it
ig to need. No anchor point is used for the FOI4DG algorithm. Instead,
12017-FR1
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a straight-line curve-fit is made to the points of the sequence, and recomputed
for each new point, by any computational technique which has the property of
minimizing the maximum error of this curve-fit, or at least of doing so for
practical purposes. (The formal mathematical term for a curve-fit which
minimizes the maximum error is the "best fit in the Tchebycheff sense".)
When this maximum error exceeds the allowed tolerance, the sequence is term-
inated and transmission takes place. Graphically, the situation is" as shown
in Figure A-4(a); Figure A-4(b) illustrates xhe behavior of this algorithm for a
few samples comprising somewhat more than one sequence. All of the points
of the sequence are now required in order to define a "corridor" (now with
irregular sides). The sequence must be terminated whenever it is no longer
possible to pass any straight line through this "corridor'1 without crossing the
"corridor" boundary at some point. The virtue of the FOI4DG algorithm is that
the length of each line segment is maximized; from a theoretical point of view
it is the best possible first-order interpolator according to the usual require-
ment that the data be guaranteed accurate to some given tolerance, (This sort
of guarantee normally implies the Tchebycheff criterion. ) From a practical
point of view, however, the FOIDIS algorithm is preferable since it gives almost
as good a curve-fit, the computational problem it poses is vastly simpler, and
only the anchor point and the two line slopes need to be retained in storage regard-
less of the number of points in the sequence. Reference 10 also discusses the
FOI4DG algorithm to be less effective than the "ordinary fan" (described next)
on theoretical grounds.
The "fan" or "ordinary fan" method discussed in Reference 10 is another
possible variation of the FOIJON algorithm. The line segments are still joined,
but the anchor point chosen is always a real data point, hence only real data
points are transmitted. The computational procedure given in the reference is
to test, for each y(t|t+1), all preceding data points of the sequence to see if
they are within e of the straight line joining y(t-) (the anchor point) and y(t. ,).
This procedure as described requires an open-ended memory allocation, and
hence is unsuitable for use in an associative processor. However, this draw -
back can easily be avoided; a suitable corridor-type algorithm is obtained by
taking a real data point b(O as anchor point, and iterating m U\c same way
as for the FOIJON algorithm, but terminating the sequence when a point
y(t ) falls outside the corridor (not when a point falls more than e outside,
the corridor as for the FOIJON algorithm). The straight line segment from
y(tn) to y(t. ) has the required property, and y(t.) is the anchor point for aU K «
new sequence. It would not seem as if the average length of a sequence for this
algorithm would be as great as for the FOIJON algorithm, but on the other hand
the use of real data points might be beneficial in reducing oscillation, and hence
it is not obvious which of the two would be better - perhaps it depends rather
empirically on the data.
Reference 10 also discusses a "fan method using conditional means". This
algorithm will not be considered here, since it presupposes knowledge of
the signal spectrum. Any such presupposition is at least in principle a fatal
drawback for any method proposed for use in compressing data gathered from
previously unexplored planets, since if a signal has never previously been
sampled it is difficult to see how it can be mathematically treated as having a
known spectrum.
REDICTOR ALGORITHMS
Predictor algorithms are somewhat simpler than interpolator algorithms of
the same order. Reference 2 found them to be generally less effective than
interpolator algorithms, on the basis of large-scale numerical experiments,
although one predictor algorithm was still among the six best algorithms found.
An advantage cited for predictor algorithms over other data compression
algorithms, which could be important in some aerospace applications, is that
the major part of the computations can be performed at the receiver end instead
of on board the vehicle (see Reference 11). This comes to pass as follows: On
the busib of previously transmitted data, the receiving station predicts what the
cui rent reading will be, and transmits this predicted reading to the vehicle; the
12017-FR1 12017-FR1
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vehicle then transmits only data wliich disagree with the prediction more than
an allowable tolerance e. This advantage is presently of questionable importance,
since it is no longer exhorbitantly expensive to put an appreciable amount of
computing power on board an aerospace vehicle. However, if the "system" were
to consist of a large aerospace vehicle ("mother ship") which in turn made use
of small instrumented data-gathering drones, the same reasoning might again
legitimately apply; the "receiver" would now be aboard the vehicle, and the drone
would probably have no significant computing capability, whereas the vehicle itself
would have a fairly sophisticated data processing system.
The simplest type of prediction algorithm is the "simple difference" technique
(Ref. 2; page 1-5) which consists of just computing the difference of each new
data point and the one preceding it, and transmitting a new data point whenever
this difference exceeds a certain threshold e; that is, >'(*,.+,) isttransmitted
whenever ly(tk+1> - y< ti l)l> £- This algorithm has the severe disadvantage that
considerable inaccuracy can result during periods when the rate of change in
the sensed variable is quite slow and the threshold is seldom exceeded. The
algorithm may be useful, ..however, if for some reason the transmission, criterion
is to senS a new data point whenever the first derivative of the variable with
respect to time exceeds some threshold; in this event,' if the sampling time
interval is uniform the algorithm-does'exactly what it should. This algorithm
is also referred to as the "step method" (Reference 10).
Another algorithm, referred to as the'"drop near zero" method (Reference 10)
consists of permanently picking a predicted value for the variable in question, •
and then suppressing transmission of all data points within £ of that predicted
value. '.This method would obviously b'e highly inefficient with data that was at
all interesting; it would lead to a transmitter overload condition whenever
unexpected conditions were encountered on several sensors simultaneously. -
Igorithm, given the mnemonic ZOP for "zero-order predictor" in Ref-
(see page 1-5,of this reference)1 since it is probably the simplest
--type algorithm worth consideration for most applications, consists of
g the "drop near zero" algorithm so that the predicted value is changed
e a data point is transmitted. In particular, the new predicted value
at out-of-tolerance data point encountered, the one which Veil to the
Ion of the preceding sequence. When a data point is observed which
i more than £ from this new predicted value, transmission occurs and
quence is begun. The predicted value is the value actually transmitted,
the beginning of the sequence (as indicated in Reference 2) or at the
e sequence (as indicated in the sample sequence shown in Figure A-5).
' important that e be several times as great as.the minimum binary *
n (the numeric value of a "one" in the least significant bit of a data
 f,+
order to avoid oscillation. This algorithm was one of'the'six which
-•* ~". ' -."'^p best in the study of Reference-2.
1
 , ' f
t-order predictor algorithms were also investigate'd in this same study
srence 2, pages 1-7 through Irl3). Only one.of these was found even
^. *- ~ ?
:he performance of the ZOP'algorithm,, and it did not do so consistently.
ic authors of Reference 2 take a rather pessimistic view of the value
.hois of this class, and also .of predictors of second and higher order
y^could be expected to exhibit the same weaknesses as first-order
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